Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PPXD2020VMG116R Datasheet(PDF) 20 Page - Freescale Semiconductor, Inc

Part No. PPXD2020VMG116R
Description  32-bit Power Architecture® Dual Core Microcontrollers for Industrial Networking
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PPXD2020VMG116R Datasheet(HTML) 20 Page - Freescale Semiconductor, Inc

Back Button PPXD2020VMG116R Datasheet HTML 15Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 16Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 17Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 18Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 19Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 20Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 21Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 22Page - Freescale Semiconductor, Inc PPXD2020VMG116R Datasheet HTML 23Page - Freescale Semiconductor, Inc  
Zoom Inzoom in Zoom Outzoom out
 20 / 23 page
background image
PXN20 Product Brief, Rev. 1
Features
Freescale Semiconductor
20
System channel command handling
Internal DMA operation
Local channel buffer RAM (single port RAM) size of 2048
 36 bits words
Support for 3-pin only
Support for MLB I/O voltage specs 2.5 V (nominal) and 3.3 V (nominal)
2.6.26
Real Time Counter (RTC)
Real Time counter supports wake-up from Low Power modes or real time clock generation
Configurable resolution for different timeout periods
— 1 sec resolution for > 1 hour period
— 1 ms resolution for 2-second period
Selectable clock sources from:
— Internal 128 kHz RC oscillator
— Internal 16 MHz RC oscillator
— 32 kHz external oscillator
RTC supports continued operation through reset, count only reset manually, or by power on reset
(POR)
2.6.27
JTAG Controller (JTAGC)
The JTAGC is compliant with the IEEE 1149.1-2001standard and has the following main features:
IEEE 1149.1-2001 test access port (TAP) interface
A JCOMP input that provides the ability to share the TAP
A 5-bit instruction register that supports several IEEE 1149.1-2001 defined instructions, as well as
several public and private MCU specific instructions
Three test data registers: Bypass register, boundary scan register and a device identification register
Supporting boundary scan testing
TAP controller state machine
2.6.28
Nexus Development Interface (NDI)
The NDI module is compliant with the IEEE-ISTO 5001-2003 standard. The following features are
implemented, but only available on the 256 MAPBGA emulation package:
17-bit full duplex pin interface for medium and high visibility throughput
— Full port mode (12 MDO)
— Auxiliary input port (MCKO, 12xMDO, 2xMSEO, EVTO, EVTI)
— Auxiliary output port
— 5 pin JTAG port (JCOMP, TDI, TDO, TMS and TCK)
The NPC block performs the following functions


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn