![]() |
Electronic Components Datasheet Search |
|
ICX207AK Datasheet(PDF) 2 Page - Sony Corporation |
|
ICX207AK Datasheet(HTML) 2 Page - Sony Corporation |
2 / 18 page ![]() – 2 – ICX207AK 5 6 7 9 10 11 13 Note) Note) : Photo sensor Horizontal Register 2 3 4 12 Cy Cy Mg G Cy 14 Mg Ye Ye G Mg Ye G Cy Cy Mg G Cy Mg Ye Ye G Mg Ye G 8 1 Block Diagram and Pin Configuration (Top View) Pin No. 1 2 3 4 5 6 7 V φ4 V φ3 V φ2 V φ1 NC GND VOUT Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock GND Signal output 8 9 10 11 12 13 14 VDD GND φSUB VL RG H φ1 H φ2 Supply voltage GND Substrate clock Protective transistor bias Reset gate clock Horizontal register transfer clock Horizontal register transfer clock Symbol Description Pin No. Description Pin Description Absolute Maximum Ratings ∗1 +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%. Symbol Against φSUB Against GND Against VL Between input clock pins Storage temperature Operating temperature –40 to +8 –50 to +15 –50 to +0.3 –40 to +0.3 –0.3 to +18 –10 to +18 –10 to +6 –0.3 to +28 –0.3 to +15 to +15 –5 to +5 –13 to +13 –30 to +80 –10 to +60 V V V V V V V V V V V V °C °C VDD, VOUT, RG – φSUB V φ1, Vφ3 – φSUB V φ2, Vφ4, VL – φSUB H φ1, Hφ2, GND – φSUB VDD, VOUT, RG – GND V φ1, Vφ2, Vφ3, Vφ4 – GND H φ1, Hφ2 – GND V φ1, Vφ3 – VL V φ2, Vφ4, Hφ1, Hφ2, GND – VL Voltage difference between vertical clock input pins H φ1 – Hφ2 H φ1, Hφ2 – Vφ4 Item Ratings Unit Remarks ∗1 |