Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FAB1200UCX Datasheet(PDF) 11 Page - Fairchild Semiconductor

Part # FAB1200UCX
Description  Class-G Ground-Referenced Headphone Amplifier with Integrated Buck Converter
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FAB1200UCX Datasheet(HTML) 11 Page - Fairchild Semiconductor

Back Button FAB1200UCX Datasheet HTML 7Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 8Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 9Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 10Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 11Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 12Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 13Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 14Page - Fairchild Semiconductor FAB1200UCX Datasheet HTML 15Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
© 2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAB1200 • Rev 1.2.6
11
I2C Control
Writing
to
and
reading
from
the
registers
is
accomplished via the I
2C interface. The I2C protocol
requires that one device on the bus initiates and
controls all read and write operations. This device is
called the “master” device. The master device also
generates the SCL signal, which is the clock signal for
all other “slave” devices on the bus. The FAB1200 is a
slave device. Both the master and slave devices can
send and receive data on the bus.
During I
2C operations, one data bit is transmitted per
clock cycle. All I
2C operations follow a repeating nine-
clock-cycle pattern that consists of eight bits (one byte)
of transmitted data followed by an acknowledge (ACK)
or not acknowledge (NACK) from the receiving device.
Note that there are no unused clock cycles during any
operation; therefore, there must be no breaks in the
stream of data and ACKs/NACKs during data transfers.
For most operations, I
2C protocol requires the serial
data (SDA) line remain stable (unmoving) whenever
serial clock line (SCL) is HIGH: transitions on the SDA
line can only occur when SCL is LOW. The exceptions
to this rule are when the master device issues a START
or STOP condition. The slave device cannot issue a
START or STOP condition.
START Condition: This condition occurs when the SDA
line transitions from HIGH to LOW while SCL is HIGH.
The master device uses this condition to indicate that a
data transfer is about to begin.
STOP Condition: This condition occurs when the SDA
line transitions from LOW to HIGH while SCL is HIGH.
The master device uses this condition to signal the end
of a data transfer.
Acknowledge (ACK) and Not Acknowledge (NACK):
When data is transferred to the slave device, it sends an
acknowledge (ACK) after receiving every byte of data.
The receiving device sends an ACK by pulling SDA
LOW for one clock cycle.
When the master device is reading data from the slave
device, the master sends an ACK after receiving every
byte of data. Following the last byte, a master device
sends a "not acknowledge" (NACK) instead of an ACK,
followed by a STOP condition. A NACK is indicated by
leaving SDA HIGH during the clock after the last byte.
Slave Address
Each slave device on the bus has a unique address so
the master can identify which device is sending or
receiving data. The FAB1200 slave address is
1100000X binary where “X” is the read/write bit. Master
write operations are indicated when X=0. Master read
operations are indicated when X=1.
Writing to and Reading from the FAB1200
All read and write operations must begin with a START
condition generated by the master device. After the
START condition, the master device must immediately
send a slave address (7 bits), followed by a read/write
bit. If the slave address matches the address of the
FAB1200, the FAB1200 sends an ACK after receiving
the read/write bit by pulling the SDA line LOW for one
clock cycle.
Setting the Pointer
For all operations, the pointer stored in the command
register must be pointing to the register to be written to
or read from. To change the pointer value in the
command register, the Read/Write bit following the
address must be 0. This indicates that the master will
write new information into the Command register.
After the FAB1200 sends an ACK in response to
receiving the address and Read/Write bit, the master
device must transmit an appropriate 8-bit pointer value,
as explained in the I
2C Registers section. The FAB1200
sends an ACK after receiving the new pointer data.
The pointer set operation is illustrated in Figure 21 and
Figure 22. Any time a pointer set is performed, it must
be immediately followed by a read or write operation.
The Command register retains the current pointer value
between operations; therefore, once a register is
indicated, subsequent read operations do not require a
pointer set cycle. Write operations always require the
pointer be reset.
Reading
If the pointer is already pointing to the desired register,
the master can read from that register by setting the
Read/Write bit (following the slave address) to 1. After
sending an ACK, the FAB1200 begins transmitting data
during the following clock cycle. The master should
respond with a NACK, followed by a STOP condition
(see Figure 19)
.
The master can read multiple bytes by responding to the
data with an ACK instead of a NACK and continuing to
send SCL pulses, as shown in Figure 20. The FAB1200
increments the pointer by one and sends the data from
the next register. The master indicates the last data byte
by responding with a NACK, followed by a STOP.
To read from a register other than the one currently
indicated by the Command register, a pointer to the
desired register must be set. Immediately following the
pointer set, the master must perform a REPEAT START
condition (see Figure 22), which indicates to the
FAB1200 that a new operation is about to occur. If the
REPEAT START condition does not occur, the
FAB1200 assumes that a write is taking place and the
selected register is overwritten by the upcoming data on
the data bus. After the START condition, the master
must again send the device address and Read/Write bit.
This time, the Read/Write bit must be set to 1 to indicate
a read. The rest of the read cycle is the same as
described in the previous paragraphs for reading from a
preset pointer location.


Similar Part No. - FAB1200UCX

ManufacturerPart #DatasheetDescription
logo
Power System Technology
FAB1204020 PST-FAB1204020 Datasheet
534Kb / 4P
   Industrial and hard environment
FAB1204021 PST-FAB1204021 Datasheet
484Kb / 4P
   Power factor correction front end for : Industrial and hard environment
FAB1204022 PST-FAB1204022 Datasheet
392Kb / 3P
   Power factor corrected AC front end for avionic application
FAB1206010 PST-FAB1206010 Datasheet
428Kb / 1P
   DC/DC PCB board converter for military application
More results

Similar Description - FAB1200UCX

ManufacturerPart #DatasheetDescription
logo
New Japan Radio
NJU72040 NJRC-NJU72040 Datasheet
289Kb / 19P
   Ground Referenced Stereo Headphone Amplifier
logo
National Semiconductor ...
LM4917 NSC-LM4917 Datasheet
1Mb / 18P
   Ground-Referenced, 95mW Stereo Headphone Amplifier
LM48861 NSC-LM48861 Datasheet
355Kb / 16P
   Ground-Referenced, Ultra Low Noise, Stereo Headphone Amplifier
logo
Texas Instruments
LM48861 TI1-LM48861_14 Datasheet
845Kb / 20P
[Old version datasheet]   Ground-Referenced, Ultra Low Noise, Stereo Headphone Amplifier
LM48861 TI1-LM48861 Datasheet
851Kb / 20P
[Old version datasheet]   Ground-Referenced, Ultra Low Noise, Stereo Headphone Amplifier
logo
National Semiconductor ...
LM4981 NSC-LM4981 Datasheet
1Mb / 18P
   Ground-Referenced, 80mW Stereo Headphone Amplifier with Digital Volume Control
logo
Texas Instruments
LM4917 TI1-LM4917 Datasheet
3Mb / 25P
[Old version datasheet]   Audio Power Amplifier Series Ground-Referenced, 95mW Stereo Headphone Amplifier
logo
Nuvoton Technology Corp...
NAU88L21 NUVOTON-NAU88L21 Datasheet
1Mb / 69P
   Ultra-Low Power Audio CODEC Ground-Referenced Headphone Amplifier
logo
National Semiconductor ...
LM48860 NSC-LM48860 Datasheet
423Kb / 18P
   Ground-Referenced, Ultra Low Noise, Fixed Gain Stereo Headphone Amplifier
logo
Texas Instruments
LM48860 TI1-LM48860 Datasheet
1,017Kb / 21P
[Old version datasheet]   Ground-Referenced, Ultra Low Noise, Fixed Gain Stereo Headphone Amplifier
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com