Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SSW-110-22-F-D-VS-K Datasheet(PDF) 13 Page - Texas Instruments

Part No. SSW-110-22-F-D-VS-K
Description  EEG Front-End Performance Demonstration Kit
Download  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SSW-110-22-F-D-VS-K Datasheet(HTML) 13 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 13 / 68 page
background image
www.ti.com
ADS1299EEG-FE Daughter Card Hardware Introduction
By this time the ADS1299EEG FE software will have prompted the user an with error message. Click ‘OK’.
It may be necessary to close the program, power cycle the ADS1299EEG FE and restart the program.
This process may need to be done again should you plug the ADS1299ECG FE into a different USB port
on your computer.
4
ADS1299EEG-FE Daughter Card Hardware Introduction
CAUTION
Many of the components on the ADS1299EEG-FE are susceptible to damage
by electrostatic discharge (ESD). Customers are advised to observe proper
ESD handling procedures when unpacking and handling the EVM, including the
use of a grounded wrist strap, bootstraps, or mats at an approved ESD
workstation. An electrostatic smock and safety glasses should also be worn.
The ADS1299 ECG front-end evaluation board is configured to be used with the TI MMB0 data converter
evaluation platform. The key features of the ADS1299 system on a chip (SOC) are:
Eight integrated INAs and eight 24-bit high-resolution ADCs
Low channel noise of 1uVpp for 65Hz bandwidth
Low power consumption (5mW/channel)
Data rates of 250SPS to 16kSPS
5V unipolar or bipolar analog supply, 1.8V to 3.6V digital supply.
DC /AC Lead off detection
On-chip oscillator
On-chip bias amplifier
Versatile MUX to enable programmable reference and bias electrode
SPI data interface
The ADS1299EEG-FE can be used to evaluate the performance of ADS1299 chip. Users can provide any
type of signal directly to the ADS1299 through a variety of hardware jumper settings (J6, JP25). External
support circuits are provided for testing purposes such as external references, clocks, lead-off resistors,
and shield drive amplifiers.
Figure 13 shows the functional block diagram with important jumper names for the EVM.
13
SLAU443 – May 2012
EEG Front-End Performance Demonstration Kit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn