Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SSW-110-22-F-D-VS-K Datasheet(PDF) 19 Page - Texas Instruments

Part No. SSW-110-22-F-D-VS-K
Description  EEG Front-End Performance Demonstration Kit
Download  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SSW-110-22-F-D-VS-K Datasheet(HTML) 19 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 19 / 68 page
background image
www.ti.com
Using the Software: ADS1299 Control Registers and GUI
GPIO and Other Registers tab
Register Map tab
Analysis tab: Provides different ways to analyze captured data in the time or frequency domain, with a
series of related sub-tabs:
Scope tab
FFT tab
Histogram tab
Save tab: Provides options for saving data
5.2
Global Channel Registers
The first section under the Channel Registers→Global Channel Registers tab allows the user to
manipulate the entire ADS1299 configuration and lead-off registers. The Global Channel Registers box
includes Configuration Register 1 (controls daisy-chain/MRB mode, clock connection, and data rate);
Configuration Register 2 (controls internal test source amplitude and frequency); Configuration Register 3
(controls the reference buffer power-up/-down processes, the reference voltage, the bias drive
enable/disable, and the bias reference); and the Lead-Off Control Register (controls the comparator
threshold and the magnitude and frequency of the lead-off signal). shows the GUI panel to manipulate
these registers and the respective settings for each.
Figure 16. Channel Registers GUI for Global Registers
5.3
Channel Control Registers
The second section under the Channel Registers tab is the Channel Control Registers box. This panel
allows the user to uniquely configure the front-end MUX for each channel. Additionally, at the top of the
Channel Control Registers box is the option to globally set all channels to the same setting. The channel-
specific MUX is illustrated in Figure 17. The panel snapshot for the channel control registers is shown in
Figure 18. Figure 19 shows the register bit to control the switches which connect all channels negative
input to SRB1 pin. This bit is located in “GPIO and other registers” tab.
19
SLAU443 – May 2012
EEG Front-End Performance Demonstration Kit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn