Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SSW-110-22-F-D-VS-K Datasheet(PDF) 17 Page - Texas Instruments

Part No. SSW-110-22-F-D-VS-K
Description  EEG Front-End Performance Demonstration Kit
Download  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SSW-110-22-F-D-VS-K Datasheet(HTML) 17 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 17 / 68 page
background image
www.ti.com
ADS1299EEG-FE Daughter Card Hardware Introduction
4.6
Analog Inputs
The ADS1299EEG-FE is designed so that it can be used as a eight channel data acquisition board.
Arbitrary input signals can be fed to the ADS1299 by feeding the signal directly at connector J6. Figure 14
shows the input configurations that are available in the EVM.
Figure 14. Input Configurations Supported by the EEG-FE a) Differential Inputs b) Single ended inputs
4.6.1
Differential Inputs
To digitize eight differential inputs,
1. Set all jumpers to factory defaults as described in Section 2.5.
2. Remove jumpers from pin 7-36 of J6.
3. Provide the differential inputs on the even pins 8-36 of J6.
While used with differential inputs, care needs to be taken to ensure that the analog inputs are within the
input common mode range of the PGA. If the input differential signal is centered around 0V, the ADS1299
needs to be operated with a bipolar supply. Refer to Section 4.1 for details on setting the EVM to operate
with a bipolar supply.
4.6.2
Single Ended Inputs
For single ended inputs the measurement can be done with respect to the voltage applied to the SRB1 pin
of the ADS1299. To digitize eight single ended inputs,
1. Set all jumpers to factory defaults as described in
2. Remove jumpers from pin 7-36 of J6.
3. Short pin 5 and 6 of JP6. Set the SRB1 bit in the MISC1 register to route the SRB1 pin to the negative
input of the channels (refer to Section 8.3 for details). This will route BIAS_ELEC (mid supply) to the
negative inputs of the channels through the SRB1 pin.
4. Provide the Single ended inputs to pins 36, 32, 28, 24, 20, 16, 12, 8 of J6 for channels 1-8
respectively.
17
SLAU443 – May 2012
EEG Front-End Performance Demonstration Kit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn