Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CXK5T16100TM- Datasheet(PDF) 1 Page - Sony Corporation

Part No. CXK5T16100TM-
Description  65536-word x 16-bit High Speed CMOS Static RAM
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SONY [Sony Corporation]
Homepage  http://www.sony.co.jp
Logo 

CXK5T16100TM- Datasheet(HTML) 1 Page - Sony Corporation

 
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
– 1 –
CXK5T16100TM -12LLX
PE96405-ST
65536-word
× 16-bit High Speed CMOS Static RAM
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Description
The CXK5T16100TM is a general purpose high
speed CMOS static RAM organized as 65536-
words by 16-bits.
Special feature are low power consumption and
high speed.
The CXK5T16100TM is a suitable RAM for portable
equipment with battery back up.
Features
• Extended operating temperature range: –25 to +85°C
• Wide supply voltage range operation: 2.7 to 3.6V
• Fast access time:
(Access time)
3.0V operation
120ns (max.)
3.3V operation
100ns (max.)
• Low power consumption operation:
Standby / DC operation
1.6µW (typ.) / 3.3mW (typ.)
100µW (max.) / 11mW (max.)
• Fully static memory ··· No clock or timing strobe
required
• Equal access and cycle time
• Common data input and output: three state output
• Directly LVTTL compatible: All inputs and outputs
• Low voltage data retention: 2.0V (min.)
• 400mil 44pin TSOP (type II) package
Function
65536-word x 16-bit static RAM
Structure
Silicon gate CMOS IC
Block Diagram
A13
A12
A11
A10
A9
A8
Row
Decoder
Memory
Matrix
512
× 1024
I/O Gate
Column
Decoder
I/O Buffer
I/O9 I/O16
A1
A0
A7
A6
A5
A4
A3
A2
A14
WE
OE
CE
A15
Memory
Matrix
512
× 1024
I/O Gate
Column
Decoder
I/O Buffer
I/O1
I/O8
UB
LB
Control
Vcc
GND
Vcc
GND
Pre
Decoder
Buffer
Buffer
44 pin TSOP (PIastic)
Preliminary
For the availability of this product, please contact the sales office.


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn