Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS49NLC36160 Datasheet(PDF) 11 Page - Integrated Silicon Solution, Inc

Part # IS49NLC36160
Description  576Mb (x9, x18, x36) Common I/O RLDRAM 2 Memory
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS49NLC36160 Datasheet(HTML) 11 Page - Integrated Silicon Solution, Inc

Back Button IS49NLC36160 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 14Page - Integrated Silicon Solution, Inc IS49NLC36160 Datasheet HTML 15Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
IS49NLC96400,IS49NLC18320,IS49NLC36160
Integrated Silicon Solution, Inc. – www.issi.com –
Rev. 00E, 06/20/2012
11
4.
AC timing and IDD tests may use a VIL‐to‐VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or the crossing point for 
CK/CK#), and parameters specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals 
used to test the device is 2V/ns in the range between VIL(AC) and VIH(AC). 
5.
The AC and DC input level specifications are as defined in the HSTL Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input 
level, and will remain in that state as long as the signal does not ring back above[below] the DC input LOW[HIGH] level). 
6.
The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signal other than CK/CK# 
is VREF
7.
CK and CK# input slew rate must be ≥ 2V/ns (≥ 4V/ns if measured differentially). 
8.
VID is the magnitude of the difference between the input level on CK and input level on CK#. 
9.
The value of VIX is expected to equal VDDQ/2 of the transmitting device and must track variations in the DC level of the same. 
10. CK and CK# must cross within the region. 
11. CK and CK# must meet at least VID(DC) (MIN.) when static and centered on VDDQ/2. 
12. Minimum peak‐to‐peak swing. 
 


Similar Part No. - IS49NLC36160

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS49NLC36160A ISSI-IS49NLC36160A Datasheet
980Kb / 36P
   Reduced cycle time
More results

Similar Description - IS49NLC36160

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS49NLC93200 ISSI-IS49NLC93200 Datasheet
622Kb / 34P
   288Mb (x9, x18, x36) Common I/O RLDRAM 2 Memory
IS49NLS96400 ISSI-IS49NLS96400 Datasheet
575Kb / 34P
   576Mb (x9, x18) Separate I/O RLDRAM??2 Memory
logo
Micron Technology
MT44K32M18 MICRON-MT44K32M18 Datasheet
6Mb / 111P
   576Mb: x18, x36 RLDRAM 3
logo
Integrated Silicon Solu...
IS49NLS93200 ISSI-IS49NLS93200 Datasheet
596Kb / 34P
   288Mb (x9, x18) Separate I/O RLDRAM 2 Memory
logo
Micron Technology
MT49H32M9 MICRON-MT49H32M9 Datasheet
2Mb / 76P
   288Mb: x9, x18, x36 2.5V VEXT, 1.8V VDD, HSTL, CIO, RLDRAM II
logo
Cypress Semiconductor
CY7C43646 CYPRESS-CY7C43646 Datasheet
640Kb / 39P
   1K/4K/16K x36/x18/x2 Tri Bus FIFO
CYD18S36V18 CYPRESS-CYD18S36V18 Datasheet
63Kb / 2P
   18-Mb/9-Mb/4-Mb x36/x18 FullFlex??Dual-Ports
logo
List of Unclassifed Man...
GS816136T-166I ETC-GS816136T-166I Datasheet
1Mb / 40P
   165 Bump BGA-x18 Commom I/O - Top View (Package D)
logo
Integrated Silicon Solu...
IS61LF12836EC-6.5TQ ISSI-IS61LF12836EC-6.5TQ Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS FLOW-THROUGH SRAM
logo
AverLogic Technologies ...
AL4CX263 AVERLOGIC-AL4CX263 Datasheet
41Kb / 2P
   16K/32K/64K/128K x9, 8K/16K/32K/64K x18 Synchronous FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com