Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC573D-Q100 Datasheet(PDF) 5 Page - NXP Semiconductors

Part No. 74HC573D-Q100
Description  Octal D-type transparent latch; 3-state
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

74HC573D-Q100 Datasheet(HTML) 5 Page - NXP Semiconductors

  74HC573D-Q100 Datasheet HTML 1Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 2Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 3Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 4Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 5Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 6Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 7Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 8Page - NXP Semiconductors 74HC573D-Q100 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 19 page
background image
74HC_HCT573_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 2 — 16 August 2012
5 of 19
NXP Semiconductors
74HC573-Q100; 74HCT573-Q100
Octal D-type transparent latch; 3-state
6.
Functional description
[1]
H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.
7.
Limiting values
[1]
For DIP20 package: Ptot derates linearly with 12 mW/K above 70 C.
[2]
For SO20: Ptot derates linearly with 8 mW/K above 70 C.
For SSOP20 and TSSOP20 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN20 package: Ptot derates linearly with 4.5 mW/K above 60 C.
Table 3.
Function table[1]
Operating mode
Control
Input
Internal
latches
Output
OE
LE
Dn
Qn
Enable and read register (transparent
mode)
LH
L
LL
HH
H
Latch and read register
L
L
l
L
L
hH
H
Latch register and disable outputs
H
L
l
L
Z
hH
Z
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
0.5
+7
V
IIK
input clamping current
VI < 0.5 V or VI >VCC +0.5 V
-
20
mA
IOK
output clamping current
VO < 0.5 V or VO >VCC +0.5 V
-
20
mA
IO
output current
VO = 0.5 V to (VCC +0.5 V)
-
35
mA
ICC
supply current
-
+70
mA
IGND
ground current
-
70
mA
Tstg
storage temperature
65
+150
C
Ptot
total power dissipation
DIP20 package
[1] -
750
mW
SO20, SSOP20, TSSOP20 and
DHVQFN20 packages
[2] -
500
mW


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn