 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETA1585PCM Datasheet(PDF) 14 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TNETA1585PCM Datasheet(HTML) 14 Page - Texas Instruments |
|
|
14 / 32 page 
TNETA1585 ATM TRAFFIC MANAGEMENT SCHEDULER DEVICE WITH RECEIVE UTOPIA AND COPROCESSOR INTERFACES SDNS041A – NOVEMBER 1996 – REVISED JULY 1998 14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TNETA1585-to-TNETA1575 interconnection Figure 1 shows the interconnection of the TNETA1575 SAR and the TNETA1585 traffic management scheduler. CTRL AD TNETA1575 SAR 8 SRAM 64K × 32 or 32K × 32 TNETA1585 Traffic Management Scheduler SCDATA(31–0) SCAD(5–0) SCOE SCWE SCSEL RESET INTR TCCX RCCX DAX COPFULL Control Memory Parameter Memory SRAM 64K × 32 or 32K × 32 Figure 1. TNETA1585 Interconnection to TNETA1575 receive-UTOPIA interface The TNETA1585 receives ATM cells through a receive-UTOPIA level-1 interface with cell-level handshake only. This interface is configurable as either an 8-bit PHY or ATM interface. The ATM mode is chosen when the TNETA1585 interfaces with a framer (such as the TNETA1500). The PHY mode is chosen when the TNETA1585 interfaces with a switch port. The operation of this dual PHY/ATM interface requires connection of the UTOPIA signals to the appropriate input terminals of the TNETA1585. In both modes, the receive UTOPIA interface on the TNETA1585 monitors only, i.e., the device does not actively participate in the UTOPIA protocol. If the system is to work correctly, a fully compliant UTOPIA-peer device is required. This interface is designed so that the TNETA1585 could be connected as a peer to the TNETA1575, which are both then connected to an ATM (e.g., switch port) or PHY device. |
|
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
