Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SST34HF1601-90-4C-L1P Datasheet(PDF) 2 Page - Silicon Storage Technology, Inc

Part # SST34HF1601-90-4C-L1P
Description  16 Mbit Concurrent SuperFlash 8 Mbit SRAM ComboMemory
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SST [Silicon Storage Technology, Inc]
Direct Link  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST34HF1601-90-4C-L1P Datasheet(HTML) 2 Page - Silicon Storage Technology, Inc

  SST34HF1601-90-4C-L1P Datasheet HTML 1Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 2Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 3Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 4Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 5Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 6Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 7Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 8Page - Silicon Storage Technology, Inc SST34HF1601-90-4C-L1P Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 30 page
background image
2
Advance Specifications
16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory
SST34HF1681
©2001 Silicon Storage Technology, Inc.
S71214-00-000
12/01 561
SRAM bank enable signal, BES1# and BES2, selects the
SRAM bank. The flash memory bank enable signal, BEF#,
has to be used with Software Data Protection (SDP) com-
mand sequence when controlling the Erase and Program
operations in the flash memory bank. The memory banks
are superimposed in the same memory address space
where they share common address lines, data lines, WE#
and OE# which minimize power consumption and area.
Designed, manufactured, and tested for applications requir-
ing low power and small form factor, the SST34HF1681 are
offered in both commercial and extended temperatures
and a small footprint package to meet board space con-
straint requirements.
Device Operation
The SST34HF1681 uses BES1#, BES2 and BEF# to con-
trol operation of either the flash or the SRAM memory
bank. When BEF# is low, the flash bank is activated for
Read, Program or Erase operation. When BES1# is low,
and BES2 is high the SRAM is activated for Read and
Write operation. BEF# and BES1# cannot be at low level,
and BES2 cannot be at high level at the same time. If all
bank enable signals are asserted, bus contention will
result and the device may suffer permanent damage.
All address, data, and control lines are shared by flash and
SRAM memory banks which minimizes power consump-
tion and loading. The device goes into standby when BEF#
and BES1# bank enables are raised to VIHC (Logic High) or
when BEF# is high and BES2 is low.
Concurrent Read/Write Operation
Dual bank architecture of SST34HF1681 devices allows
the Concurrent Read/Write operation whereby the user
can read from one bank while program or erase in the
other bank. This operation can be used when the user
needs to read system code in one bank while updating
data in the other bank. See Figure 1 for Dual-Bank Memory
Organization.
Note: For the purposes of this table, write means to Block-, Sector,
or Chip-Erase, or Word-Program as applicable to the
appropriate bank.
Flash Read Operation
The Read operation of the SST34HF1681 is controlled by
BEF# and OE#, both have to be low for the system to
obtain data from the outputs. BEF# is used for device
selection. When BEF# is high, the chip is deselected and
only standby power is consumed. OE# is the output control
and is used to gate data from the output pins. The data bus
is in high impedance state when either BEF# or OE# is
high. Refer to the Read cycle timing diagram for further
details (Figure 6).
Flash Word-Program Operation
The SST34HF1681 are programmed on a word-by-word
basis. Before Program operations, the memory must be
erased first. The Program operation consists of three steps.
The first step is the three-byte load sequence for Software
Data Protection. The second step is to load word address
and word data. During the Word-Program operation, the
addresses are latched on the falling edge of either BEF# or
WE#, whichever occurs last. The data is latched on the ris-
ing edge of either BEF# or WE#, whichever occurs first.
The third step is the internal Program operation which is ini-
tiated after the rising edge of the fourth WE# or BEF#,
whichever occurs first. The Program operation, once initi-
ated, will be completed typically within 10 µs. See Figures 7
and 8 for WE# and BEF# controlled Program operation tim-
ing diagrams and Figure 21 for flowcharts. During the Pro-
gram operation, the only valid reads are Data# Polling and
Toggle Bit. During the internal Program operation, the host
is free to perform additional tasks. Any commands issued
during the internal Program operation are ignored.
CONCURRENT READ/WRITE STATE TABLE
Flash
SRAM
Bank 1
Bank 2
Read
Write
No Operation
Write
Read
No Operation
Write
No Operation
Read
No Operation
Write
Read
Write
No Operation
Write
No Operation
Write
Write


Similar Part No. - SST34HF1601-90-4C-L1P

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST34HF1601-90-4C-L1P SST-SST34HF1601-90-4C-L1P Datasheet
486Kb / 32P
   16 Mbit Concurrent SuperFlash 2 / 4 Mbit SRAM ComboMemory
More results

Similar Description - SST34HF1601-90-4C-L1P

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST34HF1642D SST-SST34HF1642D Datasheet
488Kb / 38P
   16 Mbit Concurrent SuperFlash 2/4/8 Mbit SRAM ComboMemory
SST34HF1621 SST-SST34HF1621 Datasheet
486Kb / 32P
   16 Mbit Concurrent SuperFlash 2 / 4 Mbit SRAM ComboMemory
SST34HF1621C SST-SST34HF1621C Datasheet
648Kb / 38P
   16 Mbit Concurrent SuperFlash 2/4 Mbit SRAM ComboMemory
SST34HF3244C SST-SST34HF3244C Datasheet
778Kb / 40P
   32 Mbit Concurrent SuperFlash 4 Mbit SRAM ComboMemory
SST34HF1641J SST-SST34HF1641J Datasheet
966Kb / 37P
   16 Mbit Concurrent SuperFlash 4/8 Mbit PSRAM ComboMemory
SST34HF32A4 SST-SST34HF32A4 Datasheet
973Kb / 37P
   32 Mbit Concurrent SuperFlash 16 Mbit PSRAM ComboMemory
SST34HF3244 SST-SST34HF3244 Datasheet
943Kb / 41P
   32 Mbit Concurrent SuperFlash 4/8 Mbit PSRAM ComboMemory
SST36VF1601 SST-SST36VF1601 Datasheet
404Kb / 26P
   16 Mbit Concurrent SuperFlash
logo
Greenliant systems
GLS36VF1601G GREENLIANT-GLS36VF1601G Datasheet
1Mb / 36P
   16 Mbit (x8/x16) Concurrent SuperFlash
logo
Silicon Storage Technol...
SST36VF1602E SST-SST36VF1602E Datasheet
419Kb / 35P
   16 Mbit (x8/x16) Concurrent SuperFlash
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com