Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TNETA1570 Datasheet(PDF) 35 Page - Texas Instruments

Part # TNETA1570
Description  ATM SEGMENTATION AND REASSEMBLY DEVICE WITH INTEGRATED 64-BIT PCI-HOST INTERFACE
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETA1570 Datasheet(HTML) 35 Page - Texas Instruments

Back Button TNETA1570 Datasheet HTML 31Page - Texas Instruments TNETA1570 Datasheet HTML 32Page - Texas Instruments TNETA1570 Datasheet HTML 33Page - Texas Instruments TNETA1570 Datasheet HTML 34Page - Texas Instruments TNETA1570 Datasheet HTML 35Page - Texas Instruments TNETA1570 Datasheet HTML 36Page - Texas Instruments TNETA1570 Datasheet HTML 37Page - Texas Instruments TNETA1570 Datasheet HTML 38Page - Texas Instruments TNETA1570 Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 68 page
background image
TNETA1570
ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH INTEGRATED 64BIT PCIHOST INTERFACE
SDNS033B − JUNE 1995 − REVISED MAY 1996
35
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
PRINCIPLES OF OPERATION
transmit loopback
The ability to loopback the segmentation operation to the reassembly operation is helpful in system debug and
verification. This feature is enabled through a bit in the configuration register. It is important to follow the
procedure described below to ensure error-free operation.
The transmit outputs are disabled during loopback to prevent the transfer of data to the downstream element
during testing. The receiver inputs are ignored when loopback is enabled. To place the TNETA1570 in loopback
mode, a device-software reset should be executed to place the SAR in a known state. After reset is executed
(ten clock cycles), the LOOP_BACK bit is set by the host in the configuration register. In a following write
instruction by the host to the configuration register, the EN_TX and EN_RX bits can be set. It is important to set
the EN_TX and EN_RX bits in separate write instructions from the LOOP_BACK bit to allow a clock exchange
for the reassembly UTOPIA bus.
After loopback-mode testing is complete, the device should be reset again before resuming normal operation.
In loopback mode, the UTOPIA bus clock for the segmentation side of the device is also used to internally control
the reassembly-side UTOPIA clock. This allows loopback operation when the two external clocks operate
asynchronously.
reassembly operation
The receive circuitry provides support for the simultaneously reassembly of 30720 packets, hardware timers
for packet aging, and receive-buffer chaining.
receive VPI/VCI DMA pointer table
Addressing
Control-memory address 01000 − 01FFF. The VPI field of the incoming ATM cell is
used as address to the entry, thereby initiating the reassembly engine.
Size
Logical entries: 4096
32-bit words: 4096
The receive VPI/VCI DMA pointer table resides in control memory and is used to assign a receive DMA
state-table entry to an incoming virtual connection. The VPI index from the header of an incoming cell is used
to form the address for the VPI/VCI DMA pointer-table entry. The VPI/VCI DMA pointer-table entry contains the
range of VCls that are currently active for that particular VPI index, as well as a base pointer to the receive DMA
state table. If the VCI index of the incoming cell is outside the range of VCls currently active for the corresponding
VPI, the cell is dropped, the VPI/VCI index is captured in the receive-unknown register, and an interrupt is
generated (the interrupt may be masked through the interrupt-mask register). If the VCI index of the incoming
cell is within the range of VCIs currently active for the corresponding VPI, the VCI index is shifted left three bits
and added to the base pointer to obtain the address of the receive DMA state-table entry assigned to that
particular virtual connection. Since there are 12 VPI bits in an ATM header, this table contains 4096 entries. The
entries in the RX VPI/VCI DMA pointer table must be initialized by the host at startup and are shown below:
ENTRY
DESCRIPTION
Word 0
Control, base pointer, VCI range
The definitions of the fields inside each word are as follows:
word 0
Enable (bit 31)
Base Pointer (bits 30 − 16)
Valid VCI Range (bits 15 − 0)


Similar Part No. - TNETA1570

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TNETA1575 TI1-TNETA1575 Datasheet
693Kb / 45P
[Old version datasheet]   ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES
TNETA1575PGC TI1-TNETA1575PGC Datasheet
693Kb / 45P
[Old version datasheet]   ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES
More results

Similar Description - TNETA1570

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TNETA1575 TI1-TNETA1575 Datasheet
693Kb / 45P
[Old version datasheet]   ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES
logo
PMC-Sierra, Inc
PM73121 PMC-PM73121 Datasheet
2Mb / 223P
   AAL1 Segmentation And Reassembly Processor
logo
Integrated Device Techn...
IDT77901C IDT-IDT77901C Datasheet
76Kb / 5P
   NICStAR Evaluation Board for IDT77201 PCI Segmentation and Reassembly Controller
IDT77911 IDT-IDT77911 Datasheet
76Kb / 5P
   NICStAR Evaluation Board for IDT77211 PCI Segmentation and Reassembly Controller
logo
AAEON Technology
NIM-S13C AAEON-NIM-S13C Datasheet
168Kb / 1P
   PCI-Express Host Interface
PER-C39L AAEON-PER-C39L Datasheet
212Kb / 1P
   PCI-Express Host Interface
NIM-C13B AAEON-NIM-C13B Datasheet
165Kb / 1P
   PCI-Express Host Interface
logo
Integrated Device Techn...
IDT77916 IDT-IDT77916 Datasheet
20Kb / 2P
   NICStAR Reference Design 25Mbps ATM Network Interface Card NIC with PCI interface and UTP3
logo
Oxford Semiconductor
OX16PCI954 OXFORD-OX16PCI954_05 Datasheet
452Kb / 73P
   Integrated Quad UART and PCI interface
logo
List of Unclassifed Man...
OX12PCI840 ETC-OX12PCI840 Datasheet
541Kb / 32P
   Integrated Parallel Port and PCI interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com