Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLV5610IYZ Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part No. TLV5610IYZ
Description  DIGITAL-TO-ANALOG CONVERTER in a Wafer Chip-Scale Package—Pb-Free/Green
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLV5610IYZ Datasheet(HTML) 10 Page - Texas Instruments

Back Button TLV5610IYZ Datasheet HTML 6Page - Texas Instruments TLV5610IYZ Datasheet HTML 7Page - Texas Instruments TLV5610IYZ Datasheet HTML 8Page - Texas Instruments TLV5610IYZ Datasheet HTML 9Page - Texas Instruments TLV5610IYZ Datasheet HTML 10Page - Texas Instruments TLV5610IYZ Datasheet HTML 11Page - Texas Instruments TLV5610IYZ Datasheet HTML 12Page - Texas Instruments TLV5610IYZ Datasheet HTML 13Page - Texas Instruments TLV5610IYZ Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
www.ti.com
DAC A-H AND TWO-CHANNEL REGISTERS
PRESET
CTRL0
CTRL1
TLV5610IYZ
SBAS389A – JULY 2006 – REVISED JULY 2006
Writing to DAC A–H sets the output voltage of channel A–H. It is possible to automatically generate the
complement of one channel by writing to one of the four, two-channel registers (DAC A and B, etc.).
The TLV5610IYZ decodes all 12 data bits.
The outputs of all DAC channels can be driven to a predefined value stored in the preset register by driving the
PRE input low. The PRE input is asynchronous to the clock.
Table 3. CTRL0 Bit Register
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
X
X
X
PD
DO
X
X
IM
Bit Definitions:
PD
Full Device Power Down.
0 = Normal
1 = Power Down
DO
Digital Output Enable.
0 = Disable
1 = Enable
IM
Input Mode.
0 = Straight Binary
1 = Twos Complement
X
Reserved.
If DOUT is enabled, the data input on DIN is output on DOUT with a 16-cycle delay. This feature makes it
possible to daisy-chain multiple DACs on one serial bus.
Table 4. CTRL1 Bit Register
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
X
X
X
PD
DO
X
X
IM
Bit Definitions:
PXY
Power Down DACXY. In power-down mode, the amplifiers of the selected DAC pair within the device
are disabled and the total power consumption of the device is significantly reduced. Power-down
mode of a specific DAC pair can be selected by setting the PXY bit within the data word to '1'.
0 = Normal
1 = Power Down
SXY
DACXY Speed Mode. There are two settling time modes: fast and slow. Fast mode of a DAC pair is
selected by setting SXY to '1', and slow mode is selected by setting SXY to '0'.
0 = Slow
1 = Fast
NOTE: XY refers to DAC pair AB, CD, EF, or GH.
10
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn