Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLV5610IYZ Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part No. TLV5610IYZ
Description  DIGITAL-TO-ANALOG CONVERTER in a Wafer Chip-Scale Package—Pb-Free/Green
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLV5610IYZ Datasheet(HTML) 4 Page - Texas Instruments

  TLV5610IYZ Datasheet HTML 1Page - Texas Instruments TLV5610IYZ Datasheet HTML 2Page - Texas Instruments TLV5610IYZ Datasheet HTML 3Page - Texas Instruments TLV5610IYZ Datasheet HTML 4Page - Texas Instruments TLV5610IYZ Datasheet HTML 5Page - Texas Instruments TLV5610IYZ Datasheet HTML 6Page - Texas Instruments TLV5610IYZ Datasheet HTML 7Page - Texas Instruments TLV5610IYZ Datasheet HTML 8Page - Texas Instruments TLV5610IYZ Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
www.ti.com
1
3
16
X
X
X
D15
D14
D13
D12
D1
X
SCLK
DIN
X
D15
(1)
D14
(1)
D13
(1)
D12
(1)
D1
(1)
X
DOUT
X
t
wH
t
wL
t
su(D)
t
h(D)
FS
( CMode)
m
FS
(DSPMode)
t
wH(FS)
t
wL(FS)
t
su(FS
CK)
-
t
su(C16
FS)
-
D0
D0
(1)
17
t
su(FS
C17)
-
t
su(CK
FS)
-
NOTE:(1)Previousinputdata.
2
4
twL(LDAC)
LDAC
OUTx
ts
±0.5LSB
DIGITAL INPUT TIMING REQUIREMENTS
TLV5610IYZ
SBAS389A – JULY 2006 – REVISED JULY 2006
Figure 1. Serial Interface Timing
Figure 2. Output Timing
PARAMETER
MIN
TYP
MAX
UNIT
tsu(FS-CK)
Setup time, FS low before next negative SCLK edge
8
ns
Setup time, 16th negative edge after FS low on which bit D0 is sampled before rising edge
tsu(C16-FS)
10
ns
of FS. µC mode only
tsu(FS-C17)
µC mode, setup time, FS high before 17th positive SCLK.
10
ns
tsu(CK-FS)
DSP mode, setup time, SLCK low before FS low.
5
ns
twL(LDAC)
LDAC duration low
10
ns
twH
SCLK pulse duration high
16
ns
twL
SCLK pulse duration low
16
ns
tsu(D)
Setup time, data ready before SCLK falling edge
8
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
twH(FS)
FS duration high
10
ns
twL(FS)
FS duration low
10
ns
See Analog Output Dynamic
ts
Settling time
Performance
4
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn