Electronic Components Datasheet Search |
|
ADC1215S Datasheet(PDF) 30 Page - Integrated Device Technology |
|
ADC1215S Datasheet(HTML) 30 Page - Integrated Device Technology |
30 / 40 page ADC1215S_SER 3 © IDT All rights reserved. Product data sheet Rev. 03 — 2 July 2012 30 of 40 Integrated Device Technology ADC1215S series Single 12-bit ADC; input buffer; CMOS or LVDS DDR digital output Fig 29. Default mode at start-up: SCLK LOW = offset binary; SDIO HIGH = LVDS DDR Fig 30. Default mode at start-up: SCLK HIGH = two’s complement; SDIO LOW = CMOS CS SDIO (CMOS LVDS DDR) SCLK (Data format) Offset binary, LVDS DDR default mode at start-up 005aaa063 SDIO (CMOS LVDS DDR) SCLK (Data format) two's complement, CMOS default mode at start-up 005aaa064 CS |
Similar Part No. - ADC1215S |
|
Similar Description - ADC1215S |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |