Internal

Reset

I

2

S

Clocks

SCK,

BCK,

LRCK

I nternal

Reset

4

ms

Reset

Removal

1.5V

1.8V

DVDD,

LDOO

2.8V

3.3V

AVDD,

CPVDD

Internal

Reset

I

2

S

Clocks

SCK,

BCK,

LRCK

I nternal

Reset

4

ms

Reset

Removal

2.8V

3.3V

AVDD,

DVDD,

CPVDD

PCM5100A, PCM5101A, PCM5102A

SLAS859 – MAY 2012

www.ti.com

APPLICATION INFORMATION

Reset and System Clock Functions

Power-On Reset Function

function is enabled. After the initialization period, the PCM510xA is set to its default reset state.

Figure 11. Power-On Reset Timing, DVDD = 3.3V

The PCM510xA includes a power-on reset function shown in Figure 12 operating at DVDD=1.8V. With AVDD

greater than approximately 2.8V, and PVDD greater than approximately 2.8 V, and DVDD greater than

approximately 1.5V, the power-on reset function is enabled. After the initialization period, the PCM510xA is set to

its default reset state.

Figure 12. Power-On Reset Timing, DVDD = 1.8V

10

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Product Folder Link(s): PCM5100A PCM5101A PCM5102A