Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

MF10ACN Datasheet(PDF) 24 Page - Texas Instruments

Part No. MF10ACN
Description  Universal Monolithic Dual Switched Capacitor Filter
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

MF10ACN Datasheet(HTML) 24 Page - Texas Instruments

Back Button MF10ACN Datasheet HTML 20Page - Texas Instruments MF10ACN Datasheet HTML 21Page - Texas Instruments MF10ACN Datasheet HTML 22Page - Texas Instruments MF10ACN Datasheet HTML 23Page - Texas Instruments MF10ACN Datasheet HTML 24Page - Texas Instruments MF10ACN Datasheet HTML 25Page - Texas Instruments MF10ACN Datasheet HTML 26Page - Texas Instruments MF10ACN Datasheet HTML 27Page - Texas Instruments MF10ACN Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 30 page
background image
3.0 Applications Information
The MF10 can also operate with a single-ended power sup-
Figure 17 shows the example filter with a single-ended
power supply. V
+ and V
+ are again connected to the
positive power supply (8V to 14V), and V
and V
connected to ground. The A
GND pin must be tied to V
+/2 for
single supply operation. This half-supply point should be
very “clean”, as any noise appearing on it will be treated as
an input to the filter. It can be derived from the supply voltage
with a pair of resistors and a bypass capacitor (
Figure 18a),
or a low-impedance half-supply voltage can be made using a
three-terminal voltage regulator or an operational amplifier
Figure 18b and Figure 18c). The passive resistor divider
with a bypass capacitor is sufficient for many applications,
provided that the time constant is long enough to reject any
power supply noise. It is also important that the half-supply
reference present a low impedance to the clock frequency,
so at very low clock frequencies the regulator or op-amp
approaches may be preferable because they will require
smaller capacitors to filter the clock frequency. The main
power supply voltage should be clean (preferably regulated)
and bypassed with 0.1 µF.
The maximum signal handling capability of the MF10, like
that of any active filter, is limited by the power supply volt-
ages used. The amplifiers in the MF10 are able to swing to
within about 1V of the supplies, so the input signals must be
kept small enough that none of the outputs will exceed these
limits. If the MF10 is operating on ±5V, for example, the
outputs will clip at about 8 V
p–p. The maximum input voltage
multiplied by the filter gain should therefore be less than
Note that if the filter Q is high, the gain at the lowpass or
highpass outputs will be much greater than the nominal filter
gain (
Figure 6). As an example, a lowpass filter withaQof
10 will have a 20 dB peak in its amplitude response at f
the nominal gain of the filter H
OLP is equal to 1, the gain at fO
will be 10. The maximum input signal at f
O must therefore be
less than 800 mV
p–p when the circuit is operated on ±5V
Also note that one output can have a reasonable small
voltage on it while another is saturated. This is most likely for
a circuit such as the notch in Mode 1 (
Figure 7). The notch
output will be very small at f
O, so it might appear safe to
apply a large signal to the input. However, the bandpass will
have its maximum gain at f
O and can clip if overdriven. If one
output clips, the performance at the other outputs will be
degraded, so avoid overdriving any filter section, even ones
whose outputs are not being directly used. Accompanying
Figure 7 through Figure 15 are equations labeled “circuit
dynamics”, which relate the Q and the gains at the various
outputs. These should be consulted to determine peak circuit
gains and maximum allowable signals for a given applica-
The MF10’s switched capacitor integrators have a higher
equivalent input offset voltage than would be found in a
typical continuous-time active filter integrator.
Figure 19
shows an equivalent circuit of the MF10 from which the
output DC offsets can be calculated. Typical values for these
offsets with S
A/B tied to V
+ are:
os1 = opamp offset = ±5mV
os2 = −150 mV @ 50:1:
−300 mV @ 100:1
os3 = −70 mV @ 50:1:
−140 mV @ 100:1
When S
A/B is tied to V
os2 will approximately halve. The
DC offset at the BP output is equal to the input offset of the
lowpass integrator (V
os3). The offsets at the other outputs
depend on the mode of operation and the resistor ratios, as
described in the following expressions.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn