Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14B256Q1A-SXIT Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY14B256Q1A-SXIT
Description  256-Kbit (32 K 횞 8) SPI nvSRAM
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B256Q1A-SXIT Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY14B256Q1A-SXIT Datasheet HTML 3Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 4Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 5Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 6Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 7Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 8Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 9Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 10Page - Cypress Semiconductor CY14B256Q1A-SXIT Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
CY14C256Q
CY14B256Q
CY14E256Q
Document Number: 001-65282 Rev. *E
Page 7 of 32
9 for details.
Invalid Opcode
If an invalid opcode is received, the opcode is ignored and the
device ignores any additional serial data on the SI pin till the next
falling edge of CS and the SO pin remains tristated.
Status Register
CY14X256Q has an 8-bit Status Register. The bits in the Status
Register are used to configure the SPI bus. These bits are
described in the Table 4 on page 10.
SPI Modes
CY14X256Q may be driven by a microcontroller with its SPI
peripheral running in either of the following two modes:
SPI Mode 0 (CPOL = 0, CPHA = 0)
SPI Mode 3 (CPOL = 1, CPHA = 1)
For both these modes, the input data is latched in on the rising
edge of SCK starting from the first rising edge after CS goes
active. If the clock starts from a HIGH state (in mode 3), the first
rising edge after the clock toggles, is considered. The output data
is available on the falling edge of SCK.
The two SPI modes are shown in Figure 5 and Figure 6. The
status of clock when the bus master is in standby mode and not
transferring data is:
SCK remains at 0 for Mode 0
SCK remains at 1 for Mode 3
CPOL and CPHA bits must be set in the SPI controller for either
Mode 0 or Mode 3. The device detects the SPI mode from the
status of SCK pin when the device is selected by bringing the CS
pin LOW. If SCK pin is LOW when the device is selected, SPI
Mode 0 is assumed and if SCK pin is HIGH, it works in SPI
Mode 3.
Figure 4. System Configuration Using SPI nvSRAM
uC o n trolle r
SC K
MO S I
MIS O
SI
SO
O
S
I
S
K
C
SS C K
CS
HO L D
HO L D
CS
CS 1
CS 2
HO L D 1
HO L D 2
CY14X256Q
CY14X256Q
Figure 5. SPI Mode 0
Figure 6. SPI Mode 3
LSB
MSB
7
654
32
10
CS
SCK
SI
0
1
2
3
4
5
6
7
CS
SCK
SI
7
654
32
10
LSB
MSB
0
1
2
3
4
5
6
7


Similar Part No. - CY14B256Q1A-SXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B256Q1A-SXIT CYPRESS-CY14B256Q1A-SXIT Datasheet
1Mb / 33P
   256-Kbit (32 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
More results

Similar Description - CY14B256Q1A-SXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B256Q1 CYPRESS-CY14B256Q1 Datasheet
1Mb / 26P
   256-Kbit (32 K 횞 8) Serial (SPI) nvSRAM
CY14U256LA CYPRESS-CY14U256LA Datasheet
499Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_12 Datasheet
863Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_11 Datasheet
790Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14E256LA CYPRESS-CY14E256LA_12 Datasheet
834Kb / 19P
   256-Kbit (32 K 횞 8) nvSRAM
CY14MC256J CYPRESS-CY14MC256J_12 Datasheet
1Mb / 30P
   256-Kbit (32 K 횞 8) Serial (I2C) nvSRAM
CY14C256PA CYPRESS-CY14C256PA_12 Datasheet
1Mb / 43P
   256-Kbit (32 K 횞 8) SPI nvSRAM with Real Time Clock
CY14B256Q1 CYPRESS-CY14B256Q1_13 Datasheet
1Mb / 29P
   256-Kbit (32 K x 8) Serial (SPI) nvSRAM
CY14B256P CYPRESS-CY14B256P Datasheet
2Mb / 36P
   256-Kbit (32 K 횞 8) Serial (SPI) with nvSRAM Real Time Clock
CY14MB064Q CYPRESS-CY14MB064Q_12 Datasheet
1Mb / 30P
   64-Kbit (8 K 횞 8) SPI nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com