CY7C2563XV18 datasheet(10/29 Pages) CYPRESS

Part #	CY7C2563XV18

Description	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

Download	29 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

10 / 29 page

CY7C2563XV18, CY7C2565XV18

Document Number: 001-68997 Rev. *B

Page 10 of 29

Write Cycle Descriptions

The write cycle description table for CY7C2565XV18 follows. [12, 13]

BWS0

BWS1

BWS2

BWS3

K

Comments

LLLL

L–H

–

During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

LLLL

–

L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

L

H

L–H

–

During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

L

H

–

L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[17:9]) is written into

the device. D[8:0] and D[35:18] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into

the device. D[8:0] and D[35:18] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

L–H

–

During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

H

L

–

L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

HHHH

L–H

–

No data is written into the device during this portion of a write operation.

HHHH

–

L–H No data is written into the device during this portion of a write operation.

Notes

12. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,

represents rising edge.

13. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. BWS0, BWS1, BWS2, and BWS3 can be altered on different portions of a

write cycle, as long as the setup and hold requirements are achieved.

Similar Part No. - CY7C2563XV18

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C25632KV18	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C25632KV18	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C25632KV18-400BZC	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C25632KV18-400BZC	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C25632KV18-400BZXI	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

More results

Similar Description - CY7C2563XV18

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C25632KV18	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2562XV18	406Kb / 27P	72-Mbit QDR짰 II Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C25632KV18	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2263XV18	1Mb / 29P	36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C1562XV18	869Kb / 29P	72-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C15632KV18	783Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C15632KV18	760Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1263XV18	1Mb / 30P	36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

More results

CY7C2563XV18 Datasheet(PDF) 10 Page - Cypress Semiconductor

CY7C2563XV18 Datasheet(HTML) 10 Page - Cypress Semiconductor

Similar Part No. - CY7C2563XV18

Similar Description - CY7C2563XV18

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL