Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1440AV33 Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1440AV33
Description  36-Mbit (1 M 횞 36) Pipelined Sync SRAM
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1440AV33 Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1440AV33_12 Datasheet HTML 5Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 6Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 7Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 8Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 9Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 10Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 11Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 12Page - Cypress Semiconductor CY7C1440AV33_12 Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 33 page
background image
CY7C1440AV33
Document Number: 38-05383 Rev. *K
Page 9 of 33
Truth Table
The truth table for CY7C1440AV33 follows. [2, 3, 4, 5, 6, 7]
Operation
Add. Used CE1 CE2 CE3 ZZ ADSP ADSC ADV WRITE OE CLK
DQ
Deselect cycle, power-down
None
H
X
X
L
X
L
X
X
X
L–H Tri-state
Deselect cycle, power-down
None
L
L
X
L
L
X
X
X
X
L–H Tri-state
Deselect cycle, power-down
None
L
X
H
L
L
X
X
X
X
L–H Tri-state
Deselect cycle, power-down
None
L
L
X
L
H
L
X
X
X
L–H Tri-state
Deselect cycle, power-down
None
L
X
H
L
H
L
X
X
X
L–H Tri-state
Sleep mode, power-down
None
X
X
X
H
X
X
X
X
X
X
Tri-state
READ cycle, begin burst
External
L
H
L
L
L
X
X
X
L
L–H
Q
READ cycle, begin burst
External
L
H
L
L
L
X
X
X
H
L–H Tri-state
WRITE cycle, begin burst
External
L
H
L
L
H
L
X
L
X
L–H
D
READ cycle, begin burst
External
L
H
L
L
H
L
X
H
L
L–H
Q
READ cycle, begin burst
External
L
H
L
L
H
L
X
H
H
L–H Tri-state
READ cycle, continue burst
Next
X
X
X
L
H
H
L
H
L
L–H
Q
READ cycle, continue burst
Next
X
X
X
L
H
H
L
H
H
L–H Tri-state
READ cycle, continue burst
Next
H
X
X
L
X
H
L
H
L
L–H
Q
READ cycle, continue burst
Next
H
X
X
L
X
H
L
H
H
L–H Tri-state
WRITE cycle, continue burst
Next
X
X
X
L
H
H
L
L
X
L–H
D
WRITE cycle, continue burst
Next
H
X
X
L
X
H
L
L
X
L–H
D
READ cycle, suspend burst
Current
X
X
X
L
H
H
H
H
L
L–H
Q
READ cycle, suspend burst
Current
X
X
X
L
H
H
H
H
H
L–H Tri-state
READ cycle, suspend burst
Current
H
X
X
L
X
H
H
H
L
L–H
Q
READ cycle, suspend burst
Current
H
X
X
L
X
H
H
H
H
L–H Tri-state
WRITE cycle, suspend burst
Current
X
X
X
L
H
H
H
L
X
L–H
D
WRITE cycle, suspend burst
Current
H
X
X
L
X
H
H
L
X
L–H
D
Notes
2. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
5. CE1, CE2, and CE3 are available only in the TQFP package. BGA package has only 2 chip selects CE1 and CE2.
6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWX. Writes may occur only on subsequent clocks after the
ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for
the remainder of the write cycle.
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive
or when the device is deselected, and all data bits behave as output when OE is active (LOW).


Similar Part No. - CY7C1440AV33_12

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1440AV33-167AXC CYPRESS-CY7C1440AV33-167AXC Datasheet
392Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167AXC CYPRESS-CY7C1440AV33-167AXC Datasheet
581Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167AXI CYPRESS-CY7C1440AV33-167AXI Datasheet
581Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167BZC CYPRESS-CY7C1440AV33-167BZC Datasheet
392Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167BZC CYPRESS-CY7C1440AV33-167BZC Datasheet
581Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
More results

Similar Description - CY7C1440AV33_12

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1444AV33 CYPRESS-CY7C1444AV33_12 Datasheet
603Kb / 23P
   36-Mbit (1 M 횞 36) Pipelined DCD Sync SRAM
CY7C1440KV25 CYPRESS-CY7C1440KV25 Datasheet
2Mb / 30P
   36-Mbit (1M 횞 36) Pipelined Sync SRAM
CY7C1484BV25 CYPRESS-CY7C1484BV25 Datasheet
709Kb / 21P
   72-Mbit (2 M 횞 36) Pipelined DCD Sync SRAM
CY7C1484BV33 CYPRESS-CY7C1484BV33 Datasheet
923Kb / 30P
   72-Mbit (2 M 횞 36) Pipelined DCD Sync SRAM
CY7C1444KV33 CYPRESS-CY7C1444KV33 Datasheet
1Mb / 22P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined DCD Sync SRAM
CY7C1480BV33 CYPRESS-CY7C1480BV33_12 Datasheet
1,015Kb / 33P
   72-Mbit (2 M 횞 36/4 M 횞 18) Pipelined Sync SRAM
CY7C1386D CYPRESS-CY7C1386D_12 Datasheet
687Kb / 34P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined DCD Sync SRAM
CY7C1347G CYPRESS-CY7C1347G_12 Datasheet
538Kb / 25P
   4-Mbit (128 K 횞 36) Pipelined Sync SRAM
CY7C1440KV33 CYPRESS-CY7C1440KV33 Datasheet
3Mb / 33P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined Sync SRAM (With ECC)
CY7C1460BV25 CYPRESS-CY7C1460BV25 Datasheet
721Kb / 30P
   36-Mbit (1 M 횞 36/2 M 횞 18) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com