Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EN25S16 Datasheet(PDF) 18 Page - Eon Silicon Solution Inc.

Part No. EN25S16
Description  16 Megabit 1.8V Serial Flash Memory with 4Kbyte Uniform Sector
Download  58 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EON [Eon Silicon Solution Inc.]
Homepage  http://www.essi.com.tw
Logo 

EN25S16 Datasheet(HTML) 18 Page - Eon Silicon Solution Inc.

Zoom Inzoom in Zoom Outzoom out
 18 / 58 page
background image
This Data Sheet may be revised by subsequent versions
©2004 Eon Silicon Solution, Inc.,
www.eonssi.com
or modifications due to changes in technical specifications.
18
EN25S16
Rev. H, Issue Date: 2011/12/16
Figure 9.1 Read Status Register Instruction Sequence under EQPI Mode
Table 7. Status Register Bit Locations
S7
S6
S5
S4
S3
S2
S1
S0
SRP
Status
Register
Protect
OTP_LOCK
bit
(note 1)
WPDIS
(WP# disable)
BP3
(Block
Protected bits)
BP2
(Block
Protected bits)
BP1
(Block
Protected bits)
BP0
(Block
Protected bits)
WEL
(Write Enable
Latch)
WIP
(Write In
Progress bit)
(Note 3)
1 = status
register write
disable
1 = OTP
sector is
protected
1 = WP#
disable
0 = WP#
enable
(note 2)
(note 2)
(note 2)
(note 2)
1 = write
enable
0 = not write
enable
1 = write
operation
0 = not in write
operation
Non-volatile bit
Non-volatile bit Non-volatile bit. Non-volatile bit Non-volatile bit Non-volatile bit
volatile bit
volatile bit
Note
1. In OTP mode, SRP bit is served as OTP_LOCK bit.
2. See the table 3 “
Protected Area Sizes Sector Organization”.
3. When executed the (RDSR) (05h) command, the WIP (S0) value is the same as WIP (S7) in table 8.
The status and control bits of the Status Register are as follows:
WIP bit.
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status
Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such
cycle is in progress.
WEL bit.
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is
reset and no Write Status Register, Program or Erase instruction is accepted.
BP3, BP2, BP1, BP0 bits.
The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define
the size of the area to be software protected against Program and Erase instructions. These bits are
written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3,
BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn