I

PEAK

I

HOLD

t

KEEP

t

I

SOLENOID

EN

t

5

KEEP

KEEP

s

t

s

C

F

10

F

é ù

=

×

é ù

é ù

ë û

ë û

ê ú

ë û

PEAK

PEAK

SENSE

PEAK

1

900mA

I

66.67k ;66.67k

R

2M

R

R

W

=

×

×

W

W <

<

W

DRV110

www.ti.com

SLVSBA8 – MARCH 2012

FUNCTIONAL DESCRIPTION

DRV110 controls the current through the solenoid as shown in Figure 3. Activation starts when EN pin voltage is

pulled high either by an external driver or internal pull-up. In the beginning of activation, DRV110 allows the load

ramp-up time depends on the inductance and resistance of the solenoid. Once EN pin is driven to GND, DRV110

allows the solenoid current to decay to zero.

Figure 3. Typical Current Waveform Through the Solenoid

pin that is driven into an external capacitor resulting in a linear voltage ramp. When the KEEP pin voltage

(1)

The current control loop regulates, cycle-by-cycle, the solenoid current by sensing voltage at the SENSE pin and

controlling the external switching device gate through the OUT pin. During the ON-cycle, the OUT pin voltage is

voltage is immediately driven and kept low until the next ON-cycle is triggered by the internal PWM clock signal.

In the beginning of each ON-cycle, the OUT pin voltage is driven and kept high for at least the time determined

example, if a 50-k

(2)

Copyright © 2012, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Link(s): DRV110