Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DM9161C Datasheet(PDF) 20 Page - Davicom Semiconductor, Inc.

Part # DM9161C
Description  10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
Download  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DAVICOM [Davicom Semiconductor, Inc.]
Direct Link  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9161C Datasheet(HTML) 20 Page - Davicom Semiconductor, Inc.

Back Button DM9161C Datasheet HTML 16Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 17Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 18Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 19Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 20Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 21Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 22Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 23Page - Davicom Semiconductor, Inc. DM9161C Datasheet HTML 24Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 47 page
background image
DM9161C
10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
22
Final
Version: DM9161C-DS-F01
October 26, 2011
The Clock Recovery Module accepts NRZI data from the
MLT-3 to NRZI decoder. The Clock Recovery Module locks
onto the data stream and extracts the 125MHz reference
clock. The extracted and synchronized clock and data are
presented to the NRZI to NRZ Decoder.
7.2.2.5 NRZI to NRZ
The transmit data stream is required to be NRZI encoded in
for compatibility with the TP-PMD standard for 100Base-TX
transmission over Category-5 unshielded twisted pair cable.
This conversion process must be reversed on the receive
end. The NRZI to NRZ decoder receives the NRZI
data stream from the Clock Recovery Module and
converts it to a NRZ data stream to be presented to
the Serial to Parallel conversion block.
7.2.2.6 Serial to Parallel
The Serial to Parallel Converter receives a serial data
stream from the NRZI to NRZ converter, and converts
the data stream to parallel data to be presented to the
descrambler.
7.2.2.7 Descrambler
Because the scrambling process requires to control the
radiated emissions of transmit data streams, the receiver
must descramble the receive data streams. The
descrambler receives scrambled parallel data streams from
the Serial to Parallel converter, descrambles the data
streams, and presents the data streams to the Code Group
alignment block.
7.2.2.8 Code Group Alignment
The Code Group Alignment block receives un-aligned
5B data from the descrambler and converts it into 5B
code group data. Code Group Alignment occurs after
the J/K is detected and subsequent data is aligned on
a fixed boundary.
7.2.2.9 4B5B Decoder
The 4B5B Decoder functions as a look-up table that
translates incoming 5B code groups into 4B (Nibble) data.
When receiving a frame, the first 2 5-bit code groups
received are the start-of-frame delimiter (J/K symbols). The
J/K symbol pair is stripped and two nibbles of preamble
pattern are substituted. The last two code groups are the
end-of-frame delimiter (T/R symbols).
The T/R symbol pair is also stripped from the nibble
presented to the Reconciliation layer.
7.2.3 10Base-T Operation
The 10Base-T transceiver is IEEE 802.3u compliant. When
the DM9161C is operating in 10Base-T mode, the coding
scheme is Manchester. Data processed for transmit is
presented to the MII interface in nibble format, converted to
a serial bit stream, then Manchester encoded. When
receiving, the Manchester encoded bit stream is decoded
and converted into nibble format for presentation to the MII
interface.
7.2.4 Collision Detection
For half-duplex operation, a collision is detected when the
transmit and receive channels are active simultaneously.
When a collision has been detected, it will be reported by the
COL signal on the MII interface. Collision detection is
disabled in Full Duplex operation.
7.2.5 Carrier Sense
Carrier Sense (CRS) is asserted in half-duplex operation
during transmission or reception of data. During full-duplex
mode, CRS is asserted only during receive operations.
7.2.6 Auto-Negotiation
The objective of Auto-negotiation is to provide a means to
exchange information between segment linked devices and
to automatically configure both devices to take maximum
advantage of their abilities. It is important to note that Auto-
negotiation does not test the link segment characteristics.
The Auto-Negotiation function provides a means for a
device to advertise supported modes of operation to a
remote link partner, acknowledge the receipt and
understanding of common modes of operation, and to reject
un-shared modes of operation. This allows devices on both
ends of a segment to establish a link at the best common
mode of operation. If more than one common mode exists
between the two devices, a mechanism is provided to allow
the devices to resolve to a single mode of operation using a
predetermined
priority
resolution
function.


Similar Part No. - DM9161C

ManufacturerPart #DatasheetDescription
logo
Davicom Semiconductor, ...
DM9161C DAVICOM-DM9161C Datasheet
70Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161CI DAVICOM-DM9161CI Datasheet
696Kb / 47P
   Industrial-Temperature 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161CIEP DAVICOM-DM9161CIEP Datasheet
696Kb / 47P
   Industrial-Temperature 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161CIEP DAVICOM-DM9161CIEP Datasheet
106Kb / 2P
   Industrial-Temperature 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161CI DAVICOM-DM9161CI_1 Datasheet
106Kb / 2P
   Industrial-Temperature 10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
More results

Similar Description - DM9161C

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
DM9161 ETC-DM9161 Datasheet
561Kb / 47P
   10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER
logo
Davicom Semiconductor, ...
DM9161EP DAVICOM-DM9161EP Datasheet
94Kb / 3P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161BIEP DAVICOM-DM9161BIEP Datasheet
129Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161C DAVICOM-DM9161C_1 Datasheet
70Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161AEP DAVICOM-DM9161AEP Datasheet
150Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161BEP DAVICOM-DM9161BEP Datasheet
172Kb / 3P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9162 DAVICOM-DM9162 Datasheet
70Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9163 DAVICOM-DM9163 Datasheet
187Kb / 7P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161A DAVICOM-DM9161A_09 Datasheet
456Kb / 45P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161B DAVICOM-DM9161B Datasheet
476Kb / 45P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com