Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

DM9006 Datasheet(PDF) 23 Page - Davicom Semiconductor, Inc.

Part No. DM9006
Description  10/100 Mbps 2-port Ethernet Switch Controller with General Processor Interface
Download  76 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  DAVICOM [Davicom Semiconductor, Inc.]
Homepage  http://www.davicom.com.tw
Logo 

DM9006 Datasheet(HTML) 23 Page - Davicom Semiconductor, Inc.

Zoom Inzoom in Zoom Outzoom out
 23 / 76 page
background image
DM9006
2-port Switch with Processor Interface
Preliminary datasheet
23
DM9006-13-DS-P01
September 1, 2009
0
IRQ_POL
PET0,RW
IRQ Pin Polarity Control
1: IRQ active low
0: IRQ active high
6.25 TX/RX Memory Size Control Register (3FH)
Bit
Name
Default
Description
7:6
Reserved
PS0,RO
Reserved
5:0
TX_SIZE
P20h,RW
TX block size
This value defines the transmit block size in 256-byte unit.
TX memory size = TX_SIZE * 256 bytes
And then
RX memory size = 16KB – (TX_SIZE + 1)*256-Byte
Note: The value of TX_SIZE should be between 14H and 30H
Note 2: if the default value is changed, the reset switch command (REG52H bit
6) should be set to initialize DM9006 memory allocation.
6.26 Switch Control Register (52H)
Bit
Name
Default
Description
7
MEM_BIST
PH0,RO
Address Memory Test BIST Status
0: OK
1: Fail
6
RST_SW
P0,RW
Reset Switch Core and auto clear after 10us
5
RST_ANLG
P0,RW
Reset Analog PHY Core and auto clear after 10us
4:3
SNF_PORT
PHE00,RW
Sniffer Port Number
Define the port number to act as the sniffer port
2
CRC_DIS
PHE0,RW
CRC Checking Disable
When set, the received CRC error packet also accepts to receive memory.
1:0
RESERVED
0,RO
Reserved
6.27 VLAN Control Register (53H)
Bit
Name
Default
Description
7
TOS6
PHE0,RW Full ToS Using Enable
1: check most significant 6-bit of TOS
0: check most significant 3-bit only of TOS
6
RESERVED
0,RO
Reserved
5
UNICAST
PHE0,RW Unicast packet can across VLAN boundary
4
VIDFFF
PHE0,RW Replace VID FFF
If the received packet is a tagged VLAN with VID equal to “FFF”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
3
VID1
PHE0,RW Replace VID 001
If the received packet is a tagged VLAN with VID equal to “001”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
2
VID0
PHE0,RW Replace VID 000
If the received packet is a tagged VLAN with VID equal to “000”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
1
PRI
PHE0,RW Replace priority field in the tag with value define in Reg 6FH bit 7~5.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn