Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

MCM63Z737 Datasheet(PDF) 1 Page - Motorola, Inc

Part No. MCM63Z737
Description  128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MCM63Z737 Datasheet(HTML) 1 Page - Motorola, Inc

  MCM63Z737 Datasheet HTML 1Page - Motorola, Inc MCM63Z737 Datasheet HTML 2Page - Motorola, Inc MCM63Z737 Datasheet HTML 3Page - Motorola, Inc MCM63Z737 Datasheet HTML 4Page - Motorola, Inc MCM63Z737 Datasheet HTML 5Page - Motorola, Inc MCM63Z737 Datasheet HTML 6Page - Motorola, Inc MCM63Z737 Datasheet HTML 7Page - Motorola, Inc MCM63Z737 Datasheet HTML 8Page - Motorola, Inc MCM63Z737 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
Advance Information
128K x 36 and 256K x 18 Bit
Flow–Through ZBT
Synchronous Fast Static RAM
The ZBT RAM is a 4M–bit synchronous fast static RAM designed to provide
zero bus turnaround. The ZBT RAM allows 100% use of bus cycles during
back–to–back read/write and write/read cycles. The MCM63Z737 is organized
as 128K words of 36 bits each and the MCM63Z819 is organized as 256K words
of 18 bits each, fabricated with high performance silicon gate CMOS technology.
This device integrates input registers, a 2–bit address counter, and high speed
SRAM onto a single monolithic circuit for reduced parts count in communication
applications. Synchronous design allows precise cycle control with the use of an
external clock (CK). CMOS circuitry reduces the overall power consumption of
the integrated functions for greater reliability.
Addresses (SA), data inputs (DQ), and all control signals except output enable
(G) and linear burst order (LBO) are clock (CK) controlled through positive–
edge–triggered noninverting registers.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (CK) input. This feature eliminates complex off–chip write pulse generation
and provides increased timing flexibility for incoming signals.
For read cycles, a flow–through SRAM allows output data to simply flow freely
from the memory array.
• 3.3 V LVTTL and LVCMOS Compatible
• MCM63Z737/MCM63Z819–11 = 11 ns Access/15 ns Cycle (66 MHz)
MCM63Z737/MCM63Z819–15 = 15 ns Access/20 ns Cycle (50 MHz)
• Selectable Burst Sequencing Order (Linear/Interleaved)
• Internally Self–Timed Write Cycle
• Single–Cycle Deselect
• Byte Write Control
• ADV Controlled Burst
• 100–Pin TQFP Package
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by
Micron Technology, Inc. and Motorola, Inc.
This document contains information on a new product. Specifications and information herein are subject to change without notice.
Order this document
by MCM63Z737/D
CASE 983A–01
© Motorola, Inc. 1998

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn