Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MCM63Z737 Datasheet(PDF) 5 Page - Motorola, Inc

Part No. MCM63Z737
Description  128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MCM63Z737 Datasheet(HTML) 5 Page - Motorola, Inc

  MCM63Z737 Datasheet HTML 1Page - Motorola, Inc MCM63Z737 Datasheet HTML 2Page - Motorola, Inc MCM63Z737 Datasheet HTML 3Page - Motorola, Inc MCM63Z737 Datasheet HTML 4Page - Motorola, Inc MCM63Z737 Datasheet HTML 5Page - Motorola, Inc MCM63Z737 Datasheet HTML 6Page - Motorola, Inc MCM63Z737 Datasheet HTML 7Page - Motorola, Inc MCM63Z737 Datasheet HTML 8Page - Motorola, Inc MCM63Z737 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
MCM63Z737
DMCM63Z819
5
MOTOROLA FAST SRAM
MCM63Z819 PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
85
ADV
Input
Synchronous Load/Advance: Loads a new address into counter when
low. RAM uses internally generated burst addresses when high.
89
CK
Input
Clock: This signal registers the address, data in, and all control signals
except G and LBO.
87
CKE
Input
Clock Enable: Disables the CK input when CKE is high.
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74
(b) 8, 9, 12, 13, 18, 19, 22, 23, 24
DQx
I/O
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b).
86
G
Input
Asynchronous Output Enable.
31
LBO
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low – linear burst counter.
High – interleaved burst counter.
32, 33, 34, 35, 44, 45, 46,
47, 48, 49, 50, 80, 81, 82, 99, 100
SA
Input
Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
36, 37
SA0, SA1
Input
Synchronous Burst Address Inputs: The two LSB’s of the address field.
These pins must preset the burst address counter values. These inputs
are registered and must meet setup and hold times.
93, 94
(a) (b)
SBx
Input
Synchronous Byte Write Inputs: Enables write to byte “x”
(byte a, b) in conjunction with SW. Has no effect on read cycles.
98
SE1
Input
Synchronous Chip Enable: Active low to enable chip.
97
SE2
Input
Synchronous Chip Enable: Active high for depth expansion.
92
SE3
Input
Synchronous Chip Enable: Active low for depth expansion.
88
SW
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins.
15, 16, 41, 65, 91
VDD
Supply
Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77
VDDQ
Supply
I/O Power Supply.
5, 10, 14, 17, 21, 26, 40,
55, 60, 64, 66, 67, 71, 76, 90
VSS
Supply
Ground.
1, 2, 3, 6, 7, 25, 28, 29, 30, 38,
39, 42, 43, 51, 52, 53, 56, 57,
75, 78, 79, 83, 84, 95, 96
NC
No Connection: There is no connection to the chip.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn