Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CLRC663 Datasheet(PDF) 66 Page - NXP Semiconductors

Part No. CLRC663
Description  Contactless reader IC
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

CLRC663 Datasheet(HTML) 66 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 66 / 132 page
background image
CLRC663
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.3 — 3 April 2012
171133
66 of 132
NXP Semiconductors
CLRC663
Contactless reader IC
9.4.3 FIFOLength
Number of bytes in the FIFO buffer. In 512-bit modem this register is extended by
FIFOControl.FifoLength.
9.4.4 FIFOData
In- and output of FIFO buffer. Contrary to any read/write access to other addresses,
reading or writing to the FIFO address does not increment the address pointer. Resulting
in an efficient data transfer from and to the FIFO buffer. Writing to the FIFOData register
increments, reading decrements the number of bytes present in the FIFO.
9.5 Interrupt configuration registers
The Registers IRQ0 register and IRQ1 register implement a special functionality to avoid
the not intended modification of bits.
The mechanism of changing register contents requires the following consideration:
IRQ(x). Set indicates, if a set bit on position 0 to 6 shall be cleared or set. Depending on
the content of IRQ(x).Set, a write of a logical 1 to positions 0 to 6 either clears or sets the
corresponding bit. With this register the application can modify the interrupt status which
is maintained by the CLRC663
Bit 7 indicates, if the intended modification is a setting or clearance of a bit. Any 1 written
to a bit position 6...0 will trigger the setting or clearance of this bit as defined by bit 7.
Example: writing FFh sets all bits 6..0, writing 7Fh clears all bits 6..0 of the interrupt
request register
Table 55.
FIFOLength register (address 04h); reset value: 00h
Bit
7
6
5
4
3
2
1
0
Symbol
FIFOLength
Access
rights
dy
Table 56.
FIFOLength bits
Bit
Symbol
Description
7 to 0
FIFOLength
Indicates the number of bytes in the FIFO buffer. In 512-bit modem this
register is extended by the bits FIFOLength in the FIFOControl
register. Writing to the FIFOData register increments, reading
decrements the number of bytes in the FIFO.
Table 57.
FIFOData register (address 05h);
Bit
7
6
5
4
3
2
1
0
Symbol
FIFOData
Access
rights
dy
Table 58.
FIFOData bits
Bit
Symbol
Description
7 to 0
FIFOData
Data input and output port for the internal FIFO buffer. Refer to Section
8.5 “Buffer”.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn