Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CLRC663 Datasheet(PDF) 53 Page - NXP Semiconductors

Part No. CLRC663
Description  Contactless reader IC
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

CLRC663 Datasheet(HTML) 53 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 53 / 132 page
background image
CLRC663
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.3 — 3 April 2012
171133
53 of 132
NXP Semiconductors
CLRC663
Contactless reader IC
To leave the modem off mode clears the ModemOff bit in the register Control.
8.9.3 Low-Power Card Detection (LPCD)
The low-power card detection is an energy saving modus when the CLRC663 is not fully
powered permanently.
The LPCD works in two phases. First the standby phase is controlled by the wake-up
counter (WUC), which defines the duration of the standby of the CLRC663. Second phase
is the detection-phase. In this phase the values of the I and Q channel are detected and
stored in the register map. (LPCD_I_Result, LPCD_Q_Result).This time period can be
handled with Timer3. The value is compared with the min/max values in the registers
(LPCD_IMin, LPCD_IMax; LPCD_QMin, LPCD_QMax). If it exceeds the limits, a LPCDIrq
is raised.
After the command LPCD the standby of the CLRC663 is activated, if selected. The
wake-up Timer4 can activate the system after a given time. For the LPCD it is
recommended to set T4AutoWakeUp and T4AutoRestart, to start the timer and then go to
standby. If a card is detected the timer stops and the communication can be started. If
T4AutoWakeUp is not set, the IC will not enter Standby mode in case no card is detected.
8.9.4 Reset and start-up time
A 10
s constant high level at the PDOWN pin starts the internal reset procedure.
The following figure shows the internal voltage regulator:
This internal procedure consists of two phases:
Power on reset
Startup time
When the CLRC663 has finished this two phases the reader IC is in Full mode and is
ready to be used. Refer to Section 13.1 “Timing characteristics”
Fig 33. Internal PDown to voltage regulator logic
001aan360
PVDD
PDown
VSS
GLITCH
FILTER
INTERNAL VOLTAGE
REGULATOR
VDD
VSS
1.8 V
1.8 V
AVDD
DVDD


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn