 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CLRC663 Datasheet(PDF) 24 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
CLRC663 Datasheet(HTML) 24 Page - NXP Semiconductors |
|
|
24 / 132 page  CLRC663 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet COMPANY PUBLIC Rev. 3.3 — 3 April 2012 171133 24 of 132 NXP Semiconductors CLRC663 Contactless reader IC 8.4.4 I2C-bus interface 8.4.4.1 General An Inter IC (I2C) bus interface is supported to enable a low cost, low pin count serial bus interface to the host. The implemented I2C interface is mainly implemented according the NXP Semiconductors I2C interface specification, rev. 3.0, June 2007. The CLRC663 can act as a slave receiver or slave transmitter in standard mode, fast mode and fast mode plus. The following features defined by the NXP Semiconductors I2C interface specification, rev. 3.0, June 2007 are not supported: • The CLRC663 I2C interface does not stretch the clock • The CLRC663 I2C interface does not support the general call. This means that the CLRC663 does not support a software reset • The CLRC663 does not support the I2C device ID • The implemented interface can only act in slave mode. Therefore no clock generation and access arbitration is implemented in the CLRC663. • High speed mode is not supported by the CLRC663 SDA is a bidirectional line, connected to a positive supply voltage via a pull-up resistor. Both lines SDA and SCL are set to HIGH level if no data is transmitted. Data on the I2C-bus can be transferred at data rates of up to 400 kbit/s in fast mode, up to 1 Mbit/s in the fast mode+. If the I2C interface is selected, a spike suppression according to the I2C interface specification on SCL and SDA is automatically activated. For timing requirements refer to Table 248 “I2C-bus timing in fast mode and fast mode plus” 8.4.4.2 I2C Data validity Data on the SDA line shall be stable during the HIGH period of the clock. The HIGH state or LOW state of the data line shall only change when the clock signal on SCL is LOW. Fig 16. I2C-bus interface 001aam000 READER IC SDA SCL PULL-UP NETWORK PULL-UP NETWORK MICROCONTROLLER |
Similar Part No. - CLRC663 |
|
Similar Description - CLRC663 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
allmanual.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
