Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HYB39S16400 Datasheet(PDF) 4 Page - Siemens Semiconductor Group

Part No. HYB39S16400
Description  16 MBit Synchronous DRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

HYB39S16400 Datasheet(HTML) 4 Page - Siemens Semiconductor Group

  HYB39S16400 Datasheet HTML 1Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 2Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 3Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 4Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 5Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 6Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 7Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 8Page - Siemens Semiconductor Group HYB39S16400 Datasheet HTML 9Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
HYB 39S16400/800/160AT-8/-10
16 MBit Synchronous DRAM
Semiconductor Group
4
1998-10-01
Signal Pin Description
Pin
Type
Signal Polarity Function
CLK
Input
Pulse
Positive
Edge
The system clock input. All of the SDRAM inputs are
sampled on the rising edge of the clock.
CKE
Input
Level
Active
High
Activates the CLK signal when high and deactivates the
CLK signal when low, thereby initiates either the Power
Down mode, Suspend mode or the Self Refresh mode.
CS
Input
Pulse
Active
Low
CS enables the command decoder when low and disables
the command decoder when high. When the command
decoder is disabled, new commands are ignored but
previous operations continue.
RAS
CAS
WE
Input
Pulse
Active
Low
When sampled at the positive rising edge of the clock,
CAS, RAS and WE define the command to be executed by
the SDRAM.
A0 - A10
Input
Level
During a Bank Activate command cycle, A0 - A10 defines
the row address (RA0 - RA10) when sampled at the rising
clock edge.
During a Read or Write command cycle, A0 - A9 defines
the column address (CA0 - CAn) when sampled at the
rising clock edge. CAn depends from the SDRAM
organisation.
4M
× 4 SDRAM CAn = CA9
2M
× 8 SDRAM CAn = CA8
1M
× 16 SDRAM CAn = CA7
In addition to the column address, A10 is used to invoke
autoprecharge operation at the end of the burst read or
write cycle. If A10 is high, autoprecharge is selected and
A11 defines the bank to be precharged (low = bank A,
high = bank B). If A10 is low, autoprecharge is disabled.
During a Precharge command cycle, A10 is used in
conjunction with A11 to control which bank(s) to
precharge. If A10 is high, both bank A and bank B will be
precharged regardless of the state of A11. If A10 is low,
then A11 is used to define which bank to precharge.
A11 (BS)
Input
Level
Selects which bank is to be active. A11 low selects bank A
and A11 high selects bank B.
DQx
Input
Output
Level
Data Input/Output pins operate in the same manner as on
conventional DRAMs.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download

Go To PDF Page

Related Electronics Part Number

Part No.DescriptionHtml ViewManufacturer
HYB39S164400 16 MBit Synchronous DRAM 1  2  3  4  5  More Siemens Semiconductor Group
HYB39S256400 256 MBit Synchronous DRAM 1  2  3  4  5  More Siemens Semiconductor Group
HYB39S64400 64 MBit Synchronous DRAM 1  2  3  4  5  More Siemens Semiconductor Group
HYB39S16400-1 16 MBit Synchronous DRAM 1  2  3  4  5  More Siemens Semiconductor Group
HYB39L256160AC 256 MBit Synchronous Low-Power DRAM 1  2  3  4  5  More Infineon Technologies AG
HYB39S256400DT 256 MBit Synchronous DRAM 1  2  3  4  5  More Infineon Technologies AG
HYB39S16160CT-6 1M x 16 MBit Synchronous DRAM for High Speed Graphics Applications 1  2  3  4  5  More Siemens Semiconductor Group
M5M4V64S30ATP-8A 64M 4-BANK x 2097152-WORD x 8-BIT Synchronous DRAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH64D64AKQH-75 4 294 967 296-BIT 67 108 864-WORD BY 64-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
K4S281632B-N 2M x 16Bit x 4 Banks Synchronous DRAM in sTSOP 1  2  3  4  5  More Samsung semiconductor

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn