 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HYB39S16320TQ-6 Datasheet(PDF) 5 Page - Siemens Semiconductor Group |
|
||||||||||||||||||||||||||||||
HYB39S16320TQ-6 Datasheet(HTML) 5 Page - Siemens Semiconductor Group |
|
|
5 / 70 page  HYB 39S16320TQ-6/-7/-8 Semiconductor Group 5 1998-10-01 Signal Pin Description Pin Type Signal Polarity Function CLK Input Pulse Positive Edge The system clock input. All of the SGRAM inputs are sampled on the rising edge of the clock. CKE Input Level Active High Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode. CS Input Pulse Active Low CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. RAS CAS WE Input Pulse Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the operation to be executed by the SGRAM. A0 - A9 Input Level – During a Bank Activate command cycle, A0-A9 defines the row address (RA0-RA9) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A7 defines the column address (CA0-CA7) when sampled at the rising clock edge. In addition to the column address, CA8 is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A8 is high, autoprecharge is selected and BA defines the bank to be precharged (low = bank A, high bank B). If A8 is low, autoprecharge is disabled. During a Precharge command cycle, A8 is used in conjunction with BA to control which bank(s) to precharge. If A8 is high, both bank A and bank B will be precharged regardless of the state of BA. If A8 is low, then BA is used to define which bank to precharge. BA Input Level – Selects which bank is activated. BA low selects bank A and BA high selects bank B. DQ0 - DQ31 Input Output Level – Data Input/Output pins operate in the same manner as on conventional DRAMs, with the exception of the Block Write function. In this case, the DQx pins perform a masking operation. |
Similar Part No. - HYB39S16320TQ-6 |
|
Similar Description - HYB39S16320TQ-6 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
