Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6534 Datasheet(PDF) 58 Page - Maxim Integrated Products

Part No. 71M6534
Description  Exceeds IEC 62053/ANSI C12.20 Standards
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

71M6534 Datasheet(HTML) 58 Page - Maxim Integrated Products

Zoom Inzoom in Zoom Outzoom out
 58 / 132 page
background image
71M6533/G/H and 71M6534/H Data Sheet
FDS_6533_6534_004
58
Rev 2
To facilitate transition to SLEEP mode, which is useful when an unprogrammed IC is mounted on a PCB
with a battery installed, the Teridian production test programs the following six-byte sequence into the
flash location starting at address 0x00000: 0x74 - 0x40 - 0x90 - 0x20 - 0xA9 - 0xF0. This sequence
decodes to the following assembler code:
0000: 7440
MOV A,#40
; set bit 6 in accumulator
0002: 9020A9
MOV DPTR,#20A9 ; point to I/O RAM address 0x20A9
0005: F0
MOVX @DPTR,A
; set bit 6 (sleep) in 0x20A9
Transitions from both LCD and SLEEP mode are initiated by wake-up timer timeout conditions or
pushbutton events. When the PB pin is pulled high (pushbutton is pressed), the IE_PB interrupt flag (SFR
0xE8[4]) is set, and when the wake-up timer times out, the IE_WAKE interrupt flag (SFR 0xE8[5]) is set.
In the absence of system power, if the voltage margin for the LDO regulator providing 2.5 V to the internal
circuitry becomes too low to be safe, the part automatically enters SLEEP mode (BAT_OK false). The
battery voltage must stay above 3 V to ensure that BAT_OK remains true. Under this condition, the
71M6533 and 71M6534 stays in SLEEP mode, even if the voltage margin for the LDO improves (BAT_OK
true). Table 50 shows the circuit functions available in each operating mode.
Table 50: Available Circuit Functions
Circuit Function
System Power
Battery Power (Nonvolatile Supply)
MISSION
BROWNOUT
LCD
SLEEP
CE
Yes
CE/MPU Data RAM
Yes
Yes
FIR
Yes
Analog circuits:
Yes
MPU clock rate
From PLL, as
defined by
MPU_DIV[2:0]
28.672 kHz
(7/8 of 32768 Hz)
MPU_DIV
Yes
ICE
Yes
Yes
DIO Pins
Yes
Yes
Watchdog Timer
Yes
Yes
LCD
Yes
Yes
Yes
EEPROM Interface (2-wire)
Yes
Yes (8 kb/s)
EEPROM Interface (3-wire)
Yes
Yes (16 kb/s)
UART
Yes
300 bd
Optical TX modulation
Yes
Flash Read
Yes
Yes
Flash Page Erase
Yes
Yes
Flash Write
Yes
XRAM Read and Write
Yes
Yes
Wakeup Timer
Yes
Yes
Yes
Yes
Oscillator and RTC
Yes
Yes
Yes
Yes
XRAM data preservation
Yes
Yes
V3P3D voltage output pin
Yes
Yes
GPO – GP7 registers
Yes
Yes
Yes
Yes
– indicates not active


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn