Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6534 Datasheet(PDF) 56 Page - Maxim Integrated Products

Part No. 71M6534
Description  Exceeds IEC 62053/ANSI C12.20 Standards
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

71M6534 Datasheet(HTML) 56 Page - Maxim Integrated Products

Zoom Inzoom in Zoom Outzoom out
 56 / 132 page
background image
71M6533/G/H and 71M6534/H Data Sheet
FDS_6533_6534_004
56
Rev 2
2.2 System Timing Summary
Figure 19 summarizes the timing relationships between the input MUX states, the CE_BUSY signal and
the two serial output streams. In this example, MUX_DIV[3:0] = 6 and FIR_LEN[1:0] = 1. The duration of
each MUX frame is (M40MHZ/M26MHZ = 00, 10, or 11 assumed):
1 + MUX_DIV[3:0] * 1, if FIR_LEN[1:0] = 0 (138 CE cycles), complete MUX frame = 7 CK32 cycles
1 + MUX_DIV[3:0] * 2, if FIR_LEN[1:0] = 1 (288 CE cycles) , complete MUX frame = 13 CK32 cycles
1 + MUX_DIV[3:0] * 3, if FIR_LEN[1:0] = 2 (384 CE cycles) , complete MUX frame = 19 CK32 cycles
An ADC conversion will always consume an integer number of CK32 clocks. Following this is a single
CK32 cycle where the bandgap voltage is allowed to recover from the change in CROSS.
Figure 19: Timing Relationship between ADC MUX and Compute Engine
Each CE program pass begins when the ADC0 conversion (slot 0, as defined by SLOT0_SEL) begins.
Depending on the length of the CE program, it may continue running until the end of the last conversion.
CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of
cycles. The result of each ADC conversion is inserted into the XRAM when the conversion is complete.
The CE code is written to tolerate sudden changes in ADC data. The exact clock count when each ADC
value is loaded into RAM is shown in Figure 19.
Figure 20 shows that the serial data stream, RTM, begins transmitting at the beginning of state S. RTM,
consisting of 140 CK cycles, will always finish before the next code pass starts.
FLAG
RTM DATA 0 (32 bits)
0
1
0
1
0
1
0
1
FLAG
FLAG
FLAG
CK32
MUX_SYNC
CKTEST
TMUXOUT/RTM
30 31
30 31
30 31
30 31
RTM DATA 1 (32 bits)
RTM DATA 2 (32 bits)
RTM DATA 3 (32 bits)
Figure 20: RTM Output Format
CK32
MUX_DIV Conversions (MUX_DIV=6 is shown)
Settle
ADC MUX Frame
ADC EXECUTION
MUX_SYNC
CE_EXECUTION
RTM
140
MAX CK COUNT
0
300
150
600
900
1200
1500
1800
ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
CK COUNT = CE_CYCLES + floor((CE_CYCLES + 2) / 4)
NOTES:
1. ALL DIMENSIONS ARE 4.9152 MHz CK COUNTS.
2. XFER_BUSY OCCURS ONCE EVERY (PRESAMPS * SUM_CYCLES) CODE PASSES.
CE_BUSY
XFER_BUSY
INITIATED BY A CE OPCODE AT END OF SUM INTERVAL
ADC TIMING
CE TIMING
RTM TIMING


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn