Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

71M6534 Datasheet(PDF) 50 Page - Maxim Integrated Products

Part No. 71M6534
Description  Exceeds IEC 62053/ANSI C12.20 Standards
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com

71M6534 Datasheet(HTML) 50 Page - Maxim Integrated Products

Zoom Inzoom in Zoom Outzoom out
 50 / 132 page
background image
71M6533/G/H and 71M6534/H Data Sheet
Rev 2
1.5.11 SPI Slave Port
The slave SPI port communicates directly with the MPU data bus and is able to read and write Data RAM
locations. It is also able to send commands to the MPU. The interface to the slave port consists of the
PCSZ, PCLK, PSDI and PSDO pins. These pins are multiplexed with the LCD segment driver pins SEG3
to SEG6. The port pins default to LCD driver pins. The port is enabled by setting the SPE bit.
Possible applications for the SPI interface are:
1) An external host reads data from CE locations to obtain metering information. This can be used in
applications where the 71M6533 or 71M6534 function as a smart front-end with preprocessing
capability. Since the addresses are in 16-bit format, any type of XRAM data can be accessed: CE,
MPU, I/O RAM, but not SFRs or the 80515-internal register bank.
2) A communication link can be established via the SPI interface: By writing into MPU memory
locations, the external host can initiate and control processes in the 71M6533/71M6534 MPU.
Writing to a CE or MPU location normally generates an interrupt, a function that can be used to signal
to the MPU that the byte that had just been written by the external host must be read and processed.
Data can also be inserted by the external host without generating an interrupt.
3) An external DSP can access front-end data generated by the ADC. This mode of operation uses the
71M6533 or 71M6534 as an analog front-end (AFE).
A typical SPI transaction is as follows: While PCSZ is high, the port is held in an initialized/reset state.
During this state, PSDO is held in HiZ state and all transitions on PCLK and PSDI are ignored. When
PCSZ falls, the port will begin the transaction on the first rising edge of PCLK. The transaction ends
when PCSZ is raised. At this point, the SPI interrupt is generated. Some transactions may consist of a
command only. The read transaction consists of the following parts:
1. 8-bit command word generated by the host
2. 16-bit address generated by the host
3. 8-bit datum provided by the slave (71M653x)
4. Optionally, more 8-bit data bytes (71M653x)
The write transaction consists of the following parts:
1. 8-bit command word generated by the host
2. 16-bit address generated by the host
3. 8-bit datum provided by the host
4. Optionally, more 8-bit data bytes provided by the host
The optional data bytes are part of an auto-increment mode, where the read or write address is
incremented by 1 after every read or write operation and does not have to be generated by the host. This
operation mode is useful for quickly accessing fields of adjacent data in one long SPI command
Table 46 lists I/O RAM registers (bit fields) that are involved in SPI transactions.
Table 46: SPI Registers
Register Name
SPI Address. 16-bit address from the bus master. This register does not auto-incre-
ment and reading this register will not reflect the next available address after an auto-
increment command.
SPI command. 8-bit command from the bus master.
SPI port enable. Enables the SPI interface.
SPI interrupt flag. The flag is set by the hardware and is cleared by the firmware writ-
ing a 0. Firmware using this interrupt should clear the spurious interrupt indication
during initialization.
In order to allow access from the external host, the SPE bit has to be set. The SP_CMD and
SP_ADDR[15:0] bit fields contain a copy of the command word and address sent by the SPI master.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn