Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6534 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. 71M6534
Description  Exceeds IEC 62053/ANSI C12.20 Standards
Download  132 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

71M6534 Datasheet(HTML) 5 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 5 / 132 page
background image
FDS_6533_6534_004
71M6533/G/H and 71M6534/H Data Sheet
Rev 2
5
Figures
Figure 2: General Topology of a Chopped Amplifier...............................................................................12
Figure 4: AFE Block Diagram.................................................................................................................14
Figure 5: Samples from Multiplexer Cycle..............................................................................................17
Figure 7: Interrupt Structure...................................................................................................................36
Figure 8: Optical Interface......................................................................................................................42
Figure 9: Connecting an External Load to DIO Pins ...............................................................................46
Figure 11: 3-wire Interface. Write Command, HiZ=1..............................................................................49
Figure 12: 3-wire Interface. Read Command.........................................................................................49
Figure 13: 3-Wire Interface. Write Command when CNT=0...................................................................49
Figure 15: SPI Slave Port: Read Operation with Gap .............................................................................51
Figure 16: SPI Slave Port: Typical Read and Write Operations ..............................................................53
Figure 17: Functions Defined by V1.......................................................................................................53
Figure 18: Voltage, Current, Momentary and Accumulated Energy......................................................... 55
Figure 19: Timing Relationship between ADC MUX and Compute Engine.............................................. 56
Figure 20: RTM Output Format..............................................................................................................56
Figure 21: Operation Modes State Diagram ...........................................................................................57
Figure 23: Power-Up Timing with V3P3SYS and VBAT Tied Together ................................................... 60
Figure 24: Power-Up Timing with VBAT Only.........................................................................................61
Figure 25: Functional Blocks in BROWNOUT Mode...............................................................................62
Figure 26: Functional Blocks in LCD Mode.............................................................................................63
Figure 28: Wake Up Timing ...................................................................................................................66
Figure 29: MPU/CE Data Flow...............................................................................................................66
Figure 30: MPU/CE Communication ......................................................................................................67
Figure 31: Resistive Voltage Divider ......................................................................................................68
Figure 32: CT with Single Ended (Left) and Differential Input (Right) Connection....................................68
Figure 33: Resistive Shunt (Left), Rogowski Sensor (Right) ...................................................................68
Figure 34: Error Band for VREF over Temperature (Regular-Accuracy Parts) ........................................ 71
Figure 35: Error Band for VREF over Temperature (High-Accuracy Parts) ............................................. 71
Figure 36: Connecting LCDs..................................................................................................................73
Figure 37: I2C EEPROM Connection......................................................................................................73
Figure 38: Three-Wire EEPROM Connection.........................................................................................74
Figure 39: Connections for UART0 ........................................................................................................74
Figure 40: Connection for Optical Components......................................................................................75
Figure 41: Voltage Divider for V1 ...........................................................................................................75
Figure 42: External Components for the RESET Pin: Push-Button (Left), Production Circuit (Right) ....... 76
Figure 43: External Components for the Emulator Interface ...................................................................76
Figure 45: CE Data Flow: Multiplexer and ADC....................................................................................105
Figure 47: CE Data Flow: Squaring and Summation Stages.................................................................106
Figure 48: SPI Slave Port (MISSION Mode) Timing .............................................................................117
Figure 49: Wh Accuracy (0.1 A - 200 A, 240 V, Room Temperature) at Various Frequencies (Differential
Mode, CTs) ..................................................................................................................................118
Figure 50: Typical Wh Accuracy (0.02 A - 200 A, 240 V, Room Temperature), Various Load Angles
(Differential Mode, CTs)................................................................................................................118
Figure 51: 71M6533/71M6533G/71M6533H 100-Pin LQFP Package Outline....................................... 119
Figure 52: 71M6534/6534H 120-Pin LQFP Package Outline................................................................120
Figure 53: Pinout for 71M6533/71M6533G/71M6533H LQFP-100 Package ......................................... 121
Figure 54: Pinout for 71M6534/71M6534H LQFP-120 Package ........................................................... 122


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn