Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5112 Datasheet(PDF) 24 Page - Analog Devices

Part No. AD5112
Description  Single-Channel, 128-/64-/32-Position, I2C, ±8% Resistor Tolerance, Nonvolatile Digital Potentiometer
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5112 Datasheet(HTML) 24 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
AD5110/AD5112/AD5114
Data Sheet
Rev. 0 | Page 24 of 28
RDAC ARCHITECTURE
To achieve optimum performance, Analog Devices, Inc., has
patented the RDAC segmentation architecture for all the digital
potentiometers. In particular, the AD5110/AD5112/AD5114
employ a two-stage segmentation approach as shown in
Figure 46. The AD5110/AD5112/AD5114 wiper switch is
designed with the transmission gate CMOS topology and with
the gate voltage derived from VDD.
RL
RL
RL
RL
RS
W
RS
A
B
BS
6-BIT/7-BIT/8-BIT
ADDRESS
DECODER
TS
Figure 46. AD5110/AD5112/AD5114 Simplified RDAC Circuit
Top Scale/Bottom Scale Architecture
In addition, the AD5110/AD5112/AD5114 include a new
feature to reduce the resistance between terminals. These extra
steps are called bottom scale and top scale. At bottom scale, the
typical wiper resistance decreases from 70 Ω to 45 Ω. At top
scale, the resistance between Terminal A and Terminal W is
decreased by 1 LSB, and the total resistance is reduced to 70 Ω.
The extra steps are not equal to 1 LSB and are not included in
the INL, DNL, R-INL, and R-DNL specifications.
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation—±8% Resistor Tolerance
The AD5110/AD5112/AD5114 operate in rheostat mode when
only two terminals are used as a variable resistor. The unused
terminal can be floating or tied to the Terminal W as shown in
Figure 47.
A
W
B
A
W
B
A
W
B
Figure 47. Rheostat Mode Configuration
The nominal resistance between Terminal A and Terminal B,
RAB, is available in 5 kΩ, 10 kΩ, and 80 kΩ and has 32/64/128
tap points accessed by the wiper terminal. The 5-/6-/7-bit data
in the RDAC latch is decoded to select one of the 32/64/128
possible wiper settings. The general equations for determining
the digitally programmed output resistance between the W
terminal and B terminal are
AD5110:
BS
WB
R
R
Bottom scale (0xFF) (1)
W
AB
WB
R
R
D
D
R
128
)
(
From 0x00 to 0x80 (2)
AD5112:
BS
WB
R
R
Bottom scale (0xFF) (3)
W
AB
WB
R
R
D
D
R
64
)
(
From 0x00 to 0x40 (4)
AD5114:
BS
WB
R
R
Bottom scale (0xFF) (5)
W
AB
WB
R
R
D
D
R
32
)
(
From 0x00 to 0x20 (6)
where:
D is the decimal equivalent of the binary code in the 5-/6-/7-bit
RDAC register.
RAB is the end-to-end resistance.
RW is the wiper resistance.
RBS is the wiper resistance at bottom scale


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn