Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

KSZ8873MLLJ Datasheet(PDF) 13 Page - Micrel Semiconductor

Part No. KSZ8873MLLJ
Description  Integrated 3-Port 10/100 Managed Switch with PHYs
Download  108 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

KSZ8873MLLJ Datasheet(HTML) 13 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 13 / 108 page
background image
Micrel, Inc.
KSZ8873MLLJ
September 2011
13
M9999-091911-1.8
Pin Number
Pin Name
Type
(1)
Description
41
INTRN
OPU
Interrupt
Active Low signal to host CPU to indicate an interrupt status bit is set when
lost link. Refer to register 187 and 188.
42
SCL_MDC
I/O
SPI slave mode / I
2C slave mode: clock input
I
2C master mode: clock output
MIIM clock input
43
SDA_MDIO
I/O
SPI slave mode: serial data input
I
2C master/slave mode: serial data input/output
MIIM: data input/out
Note: an external pull-up is needed on this pin when it is in use.
44
NC
NC
Unused pin, only this NC pin can be pulled down by a pull-down resistor for
better EMI.
45
P1ANEN
IPU/O
PU = enable auto-negotiation on port 1
PD = disable auto-negotiation on port 1
46
P1SPD
IPU/O
PU = force port 1 to 100BT if P1ANEN = 0
PD = force port 1 to 10BT if P1ANEN = 0
47
P1DPX
IPU/O
PU = port 1 default to full duplex mode if P1ANEN = 1 and auto- negotiation
fails. Force port 1 in full-duplex mode if P1ANEN = 0.
PD = port 1 default to half duplex mode if P1ANEN = 1 and auto-
negotiation fails. Force port 1 in half duplex mode if P1ANEN = 0.
48
GND
GND
Digital ground
49
VDDC
P
1.8V digital core power input from VDDCO (pin 56).
50
P1FFC
IPU/O
PU = always enable (force) port 1 flow control feature
PD = port 1 flow control feature enable is determined by auto negotiation
result.
51
P3SPD
IPD/O
PU = force port 3 to 10BT
PD = force port 3 to 100BT (default)
52
NC
NC
Unused pin. No external connection.
53
NC
NC
Unused pin. No external connection.
54
VDDIO
P
3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well
decoupling capacitors.
55
GND
GND
Digital ground
56
VDDCO
P
1.8V core power voltage output (internal 1.8V LDO regulator output), this
1.8V output pin provides power to both VDDA_1.8 and VDDC input pins.
Note: Internally 1.8V LDO regulator input comes from VDDIO. Do not
connect an external power supply to VDDCO pin. The ferrite bead is
requested between analog and digital 1.8V core power.
57
NC
NC
Unused pin. No external connection.
58
P1LED1
IPU/O
Port 1 LED Indicators:
Default: Speed (refer to register 195 bit[5:4])
Strap option:
Port 3 flow control selection(P3FFC)
PU = always enable (force) port 3 flow control feature (default)
PD = disable


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn