Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

KSZ8873MLLJ Datasheet(PDF) 12 Page - Micrel Semiconductor

Part No. KSZ8873MLLJ
Description  Integrated 3-Port 10/100 Managed Switch with PHYs
Download  108 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

KSZ8873MLLJ Datasheet(HTML) 12 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 12 / 108 page
background image
Micrel, Inc.
KSZ8873MLLJ
September 2011
12
M9999-091911-1.8
Pin Number
Pin Name
Type
(1)
Description
28
SMRXDV3
lPU/O
Switch MII receive data valid
Strap option:
MII mode selection
PU = PHY mode.
PD = MAC mode (In MAC mode, port 3 MII has to connect a powered active
external PHY for the normal operation)
29
SMRXD33/
REFCLKO_3
lPU/O
MLLJ: Switch MII receive data bit 3/
Strap option:
enable auto-negotiation on port 2 (P2ANEN)
PU = enable P2ANEN
PD = disable P2ANEN
30
SMRXD32
IPU/O
Switch MII receive data bit 2
Strap option:
Force the speed on port 2
PU = force port 2 to 100BT if P2ANEN = 0
PD = force port 2 to 10BT if P2ANEN = 0
31
SMRXD31
IPU/O
Switch MII receive data bit 1
Strap option:
Force duplex mode (P2DPX)
PU = port 2 default to full duplex mode if P2ANEN = 1 and auto-negotiation
fails. Force port 2 in full duplex mode if P2ANEN = 0.
PD = Port 2 set to half duplex mode if P2ANEN = 1 and auto-negotiation
fails. Force port 2 in half duplex mode if P2ANEN = 0.
32
GND
GND
Digital ground
33
SMRXD30
lPU/O
Switch MII receive data bit 0
Strap option:
Force flow control on port 2 (P2FFC)
PU = always enable (force) port 2 flow control feature, regardless of Auto-
Negotiation result.
PD = port 2 flow control is enabled by auto- negotiation result.
34
SCRS3/
NC
I/O
MLLJ: Switch MII carrier sense
Internal pull up.
35
SCOL3/
NC
I/O
MLLJ: Switch MII collision detect
Internal pull up.
36
SMRXC3/
NC
I/O
MLLJ: Switch MII receive clock.
Output in PHY MII mode
Input in MAC MII mode
.
37
GND
GND
Digital ground
38
VDDC
P
1.8V digital core power input from VDDCO (pin 56).
39
SPIQ
lPU/O
SPI slave mode: serial data output
Note: an external pull-up is needed on this pin when it is in use.
Strap option:
XCLK Frequency Selection
PU = 25 MHz
PD = 50 MHz
40
SPISN
I
SPI slave mode: chip select (active low)
When SPISN is high, the KSZ8873MLLJ is deselected and SPIQ is held in
high impedance state.
A high-to-low transition is used to initiate SPI data transfer.
Note: an external pull-up is needed on this pin when it is in use.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn