Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

KSZ8873MLLJ Datasheet(PDF) 52 Page - Micrel Semiconductor

Part No. KSZ8873MLLJ
Description  Integrated 3-Port 10/100 Managed Switch with PHYs
Download  108 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

KSZ8873MLLJ Datasheet(HTML) 52 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 52 / 108 page
background image
Micrel, Inc.
KSZ8873MLLJ
September 2011
52
M9999-091911-1.8
Register 6 (0x06): Global Control 4
Bit
Name
R/W
Description
Default
7
Reserved
RO
Reserved
Do not change the default values.
0
6
Port 3 Duplex
Mode
Selection
R/W
=1, Enable Port 3 MII to half-duplex mode.
=0, Enable Port 3 MII to full-duplex mode.
0
Pin P1LED0 strap
option.
Pull-up(1): Half -duplex
mode
Pull-down(0): Full-
duplex mode (default)
Note: P1LED0 has
internal pull-down.
5
Port 3 Flow
Control Enable
R/W
=1, Enable full duplex flow control on Switch port 3 MII interface.
=0, Disable full duplex flow control on Switch port 3 MII interface.
1
Pin P1LED1 strap
option.
Pull- up(1): Enable
flow control
Pull-down(0): Disable
flow control
Note: P1LED1 has
internal pull-up.
4
Port 3 Speed
selection
R/W
=1, The port 3 MII switch interface is in 10Mbps mode
=0, The port 3 MII switch interface is in 100Mbps mode
0
Pin P3SPD strap
option.
Pull-up(1): Enable
10Mbps
Pull-down(0): Enable
100Mbps (default)
Note: P3SPD has
internal pull-down.
3
Null VID
Replacement
R/W
=1, Will replace NULL VID with port VID (12 bits)
=0, No replacement for NULL VID
0
2-0
Broadcast
Storm
Protection
Rate
(1)
Bit [10:8]
R/W
This register along with the next register determines how many “64
byte blocks” of packet data are allowed on an input port in a preset
period. The period is 67ms for 100BT or 500ms for 10BT. The
default is 1%.
000
Register 7 (0x07): Global Control 5
Bit
Name
R/W
Description
Default
7-0
Broadcast
Storm
Protection
Rate
(1)
Bit [7:0]
R/W
This register along with the previous register determines how many
“64 byte blocks” of packet data are allowed on an input port in a
preset period. The period is 67ms for 100BT or 500ms for 10BT.
The default is 1%.
0x63
Note:
(1) 100BT Rate: 148,800 frames/sec * 67 ms/interval * 1% = 99 frames/interval (approx.) = 0x63


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn