Electronic Components Datasheet Search |
|
ICS9UMS9610 Datasheet(PDF) 2 Page - Integrated Device Technology |
|
ICS9UMS9610 Datasheet(HTML) 2 Page - Integrated Device Technology |
2 / 20 page IDTTM/ICSTM PC MAIN CLOCK 1336—06/01/09 ICS9UMS9610 PC MAIN CLOCK 2 Pin Description PIN # PIN NAME TYPE DESCRIPTION Logic Level (V) Input Level Tolerance (V) 1 CPU_STOP#_3.3 IN This active-low input stops all CPU clocks that are set to be stoppable. 3.3 3.3 2 CLKPWRGD#/PD_3.3 IN This level sensitive strobe determines when latch inputs are valid and are ready to be sampled. When high, this asynchronous input places the device into the power down state. 3.3 3.3 3 X2 OUT Crystal output, Nominally 14.318MHz N/A N/A 4 X1 IN Crystal input, Nominally 14.318MHz. 1.5 1.5 5 VDDREF_3.3 PWR Power pin for the XTAL and REF clocks, nominal 3.3V 3.3 3.3 6 REF_3.3_2x OUT 3.3V 14.318 MHz reference clock. Default 2 load drive strength 3.3 N/A 7 GNDREF GND Ground pin for the REF outputs. 0 N/A 8 VDDCORE_1.5 PWR 1.5V power for the PLL core 1.5 1.5 9 FSC_L_1.5 IN Low threshold input for CPU frequency selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values. 1.5V Max input voltage. 1.5 1.5 10 TEST_MODE_1.5 IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test mode. Refer to Test Clarification Table. Max input voltage is 1.5V. 1.5 3.3 11 TEST_SEL_1.5 IN TEST_SEL: latched input to select TEST MODE. Max input voltage is 1.5V 1 = All outputs are tri-stated for test 0 = All outputs behave normally. 1.5 3.3 12 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 3.3 3.3 13 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 3.3 3.3 14 VDDCORE_1.5 PWR 1.5V power for the PLL core 1.5 1.5 15 VDDIO_1.5 PWR Power supply for low power differential outputs, nominal 1.5V. 1.5 1.5 16 DOT96C_LPR OUT Complement clock of low power differential pair for 96.00MHz DOT clock. No 50ohm resistor to GND needed. No Rs needed. 0.8 N/A 17 DOT96T_LPR OUT True clock of low power differential pair for 96.00MHz DOT clock. No 50ohm resistor to GND needed. No Rs needed. 0.8 N/A 18 GNDDOT GND Ground pin for DOT clock output 0 N/A 19 GNDLCD GND Ground pin for LCD clock output 0 N/A 20 LCD100C_LPR OUT Complement clock of low power differential pair for LCD100 SS clock. No 50ohm resistor to GND needed. No Rs needed. 0.8 N/A 21 LCD100T_LPR OUT True clock of low power differential pair for LCD100 SS clock. No 50ohm resistor to GND needed. No Rs needed. 0.8 N/A 22 VDDIO_1.5 PWR Power supply for low power differential outputs, nominal 1.5V. 1.5 1.5 23 VDDCORE_1.5 PWR 1.5V power for the PLL core 1.5 1.5 24 *CR#0_1.5 IN 1.5V Clock request for SRC0, 0 = enable, 1 = disable 1.5 1.5 |
Similar Part No. - ICS9UMS9610 |
|
Similar Description - ICS9UMS9610 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |