 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IDT82V2058DAGBLANK Datasheet(PDF) 7 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
IDT82V2058DAGBLANK Datasheet(HTML) 7 Page - Integrated Device Technology |
|
|
7 / 53 page  7 IDT82V2058 OCTAL E1 SHORT HAUL LINE INTERFACE UNIT INDUSTRIAL TEMPERATURE RANGES Hardware/Host Control Interface MODE2 I (Pulled to VDDIO/2) 11 E2 MODE2: Control Mode Select 2 The signal on this pin determines which control mode is selected to control the device: Hardware control pins include MODE[2:0], LP[7:0], CODE, CLKE, JAS and OE. Serial host Interface pins include CS, SCLK, SDI, SDO and INT. Parallel host Interface pins include CS, A[4:0], D[7:0], WR/DS, RD/R/W, ALE/AS, INT and RDY/ACK. The device supports multiple parallel host interface as follows (refer to MODE1 and MODE0 pin descriptions below for details): MODE1 I 43 K2 MODE1: Control Mode Select 1 In parallel host mode, the parallel interface operates with separate address bus and data bus when this pin is low, and operates with multiplexed address and data bus when this pin is high. In serial host mode or hardware mode, this pin should be grounded. MODE0/CODE I 88 H12 MODE0: Control Mode Select 0 In parallel host mode, the parallel host interface is configured for Motorola compatible hosts when this pin is low, or for Intel compatible hosts when this pin is high. CODE: Line Code Rule Select In hardware control mode, the HDB3 encoder/decoder is enabled when this pin is low, and AMI encoder/ decoder is enabled when this pin is high. The selections affect all the channels. In serial host mode, this pin should be grounded. CS/JAS I (Pulled to VDDIO/2) 87 J11 CS: Chip Select (Active Low) In host mode, this pin is asserted low by the host to enable host interface. A high to low transition must occur on this pin for each read/write operation and the level must not return to high until the operation is over. JAS: Jitter Attenuator Select In hardware control mode, this pin globally determines the Jitter Attenuator position: Table-1 Pin Description (Continued) Name Type Pin No. Description TQFP144 PBGA160 MODE2 Control Interface Low Hardware Mode VDDIO/2 Serial Host Interface High Parallel Host Interface MODE[2:0] Host Interface 100 Non-multiplexed Motorola Mode Interface 101 Non-multiplexed Intel Mode Interface 110 Multiplexed Motorola Mode Interface 111 Multiplexed Intel Mode Interface JAS Jitter Attenuator (JA) Configuration Low JA in transmit path VDDIO/2 JA not used High JA in receive path |
Similar Part No. - IDT82V2058DAGBLANK |
|
Similar Description - IDT82V2058DAGBLANK |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
