Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ICS9FG108D Datasheet(PDF) 11 Page - Integrated Device Technology

Part No. ICS9FG108D
Description  Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS9FG108D Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button ICS9FG108D Datasheet HTML 7Page - Integrated Device Technology ICS9FG108D Datasheet HTML 8Page - Integrated Device Technology ICS9FG108D Datasheet HTML 9Page - Integrated Device Technology ICS9FG108D Datasheet HTML 10Page - Integrated Device Technology ICS9FG108D Datasheet HTML 11Page - Integrated Device Technology ICS9FG108D Datasheet HTML 12Page - Integrated Device Technology ICS9FG108D Datasheet HTML 13Page - Integrated Device Technology ICS9FG108D Datasheet HTML 14Page - Integrated Device Technology ICS9FG108D Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
IDTTM
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
1542E 12/16/10
ICS9FG108D
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
11
SMBus Table: Byte Count Register
Pin #
Name
Control Function
Type
0
1
Default
Bit 7
BC7
RW
-
-
0
Bit 6
BC6
RW
-
-
0
Bit 5
BC5
RW
-
-
0
Bit 4
BC4
RW
-
-
0
Bit 3
BC3
RW
-
-
0
Bit 2
BC2
RW
-
-
1
Bit 1
BC1
RW
-
-
1
Bit 0
BC0
RW
-
-
1
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
Default
Bit 7
X
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
X
Bit 2
X
Bit 1
X
Bit 0
X
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
Default
Bit 7
X
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
X
Bit 2
X
Bit 1
X
Bit 0
X
SMBus Table: M/N Programming Enable
Pin #
Name
Control Function
Type
0
1
Default
Bit 7
M/N_EN
PLL M/N Programming
Enable
RW
Disable
Enable
0
Bit 6
OE_Polarity
Select Polarity of OE
inputs
RW
OE#
OE
1
Bit 5
REFOUT_En
Enables/Disables REF
RW
Disable
Enable
1
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Byte 6
Writing to this register
will configure how many
bytes will be read back,
default is 07 = 7 bytes.
-
-
-
-
-
-
-
-
5
Reserved
Byte 9
-
-
Reserved
Reserved
Reserved
Reserved
Byte 7
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Byte 8
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn