![]() |
Electronic Components Datasheet Search |
|
9DB403DGLF Datasheet(PDF) 8 Page - Integrated Device Technology |
|
9DB403DGLF Datasheet(HTML) 8 Page - Integrated Device Technology |
8 / 19 page ![]() IDTTM/ICSTM Four Output Differential Buffer for PCIe Gen 1 and Gen 2 ICS9DB403D REV L 10/07/09 ICS9DB403D Four Output Differential Buffer for PCIe for Gen 1 and Gen 2 8 Clock Periods Differential Outputs with Spread Spectrum Enabled 1 Clock 1us 0.1s 0.1s 0.1s 1us 1 Clock Lg- -SSC -ppm error 0ppm + ppm error +SSC Lg+ Absolute Period Short-term Average Long-Term Average Period Long-Term Average Short-term Average Period Minimum Absolute Period Minimum Absolute Period Minimum Absolute Period Nominal Maximum Maximum Maximum DIF 100 9.87400 9.99900 9.99900 10.00000 10.00100 10.05130 10.17630 ns 1,2,3 DIF 133 7.41425 7.49925 7.49925 7.50000 7.50075 7.53845 7.62345 ns 1,2,4 DIF 166 5.91440 5.99940 5.99940 6.00000 6.00060 6.03076 6.11576 ns 1,2,4 DIF 200 4.91450 4.99950 4.99950 5.00000 5.00050 5.02563 5.11063 ns 1,2,4 DIF 266 3.66463 3.74963 3.74963 3.75000 3.75038 3.76922 3.85422 ns 1,2,4 DIF 333 2.91470 2.99970 2.99970 3.00000 3.00030 3.01538 3.10038 ns 1,2,4 DIF 400 2.41475 2.49975 2.49975 2.50000 2.50025 2.51282 2.59782 ns 1,2,4 Clock Periods Differential Outputs with Spread Spectrum Disabled 1 Clock 1us 0.1s 0.1s 0.1s 1us 1 Clock Lg- -SSC -ppm error 0ppm + ppm error +SSC Lg+ Absolute Period Short-term Average Long-Term Average Period Long-Term Average Short-term Average Period Minimum Absolute Period Minimum Absolute Period Minimum Absolute Period Nominal Maximum Maximum Maximum DIF 100 9.87400 9.99900 10.00000 10.00100 10.17630 ns 1,2,3 DIF 133 7.41425 7.49925 7.50000 7.50075 7.62345 ns 1,2,4 DIF 166 5.91440 5.99940 6.00000 6.00060 6.11576 ns 1,2,4 DIF 200 4.91450 4.99950 5.00000 5.00050 5.11063 ns 1,2,4 DIF 266 3.66463 3.74963 3.75000 3.75038 3.85422 ns 1,2,4 DIF 333 2.91470 2.99970 3.00000 3.00030 3.10038 ns 1,2,4 DIF 400 2.41475 2.49975 2.50000 2.50025 2.59782 ns 1,2,4 1Guaranteed by design and characterization, not 100% tested in production. 3 Driven by SRC output of main clock, PLL or Bypass mode 4 Driven by CPU output of CK410/CK505 main clock, Bypass mode only Definition Units Measurement Window Symbol 2 All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK409/CK410/CK505 accuracy requirements. The 9DB403/803 itself does not contribute to ppm error. Notes Notes Definition Measurement Window Units Symbol |
|