Electronic Components Datasheet Search
  English  ▼


W9412G2IB Datasheet(PDF) 15 Page - Winbond

Part # W9412G2IB
Description  1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9412G2IB Datasheet(HTML) 15 Page - Winbond

Back Button W9412G2IB Datasheet HTML 11Page - Winbond W9412G2IB Datasheet HTML 12Page - Winbond W9412G2IB Datasheet HTML 13Page - Winbond W9412G2IB Datasheet HTML 14Page - Winbond W9412G2IB Datasheet HTML 15Page - Winbond W9412G2IB Datasheet HTML 16Page - Winbond W9412G2IB Datasheet HTML 17Page - Winbond W9412G2IB Datasheet HTML 18Page - Winbond W9412G2IB Datasheet HTML 19Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 50 page
background image
Publication Release Date: Aug. 30, 2010
- 15 -
Revision A06
resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh
7.8 Power Down Mode
Two types of Power Down Mode can be performed on the device: Active Power Down Mode and
Precharge Power Down Mode.
When the device enters the Power Down Mode, all input/output buffers are disabled resulting in
low power dissipation (except CKE buffer).
Power Down Mode enter asserting CKE “low” while the device is not running a burst cycle. Taking
CKE “high” can exit this mode. When CKE goes high, a No operation command must be input at
next CLK rising edge. Refer to the diagrams for Power Down Mode.
7.9 Input Clock Frequency Change during Precharge Power Down Mode
DDR SDRAM input clock frequency can be changed under following condition:
DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a
minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency
between minimum and maximum operating frequency specified for the particular speed grade.
During an input clock frequency change, CKE must be held LOW. Once the input clock frequency
is changed, a stable clock must be provided to DRAM before precharge power down mode may be
exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS
command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM
is ready to operate with new clock frequency.
7.10 Mode Register Operation
The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all
banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to
A11 and BA0, BA1 address inputs.
The Mode Register designates the operation mode for the read or write cycle. The register is
divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode
selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set
the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode
Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented
the extended function (DLL enable/Disable mode).
The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the
Mode Register Set command must be issued before power operation.

Similar Part No. - W9412G2IB

ManufacturerPart #DatasheetDescription
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
More results

Similar Description - W9412G2IB

ManufacturerPart #DatasheetDescription
W9412G2CB WINBOND-W9412G2CB Datasheet
1Mb / 49P
W9864G6GH WINBOND-W9864G6GH Datasheet
1Mb / 43P
   1M 횞 4 BANKS 횞 16 BITS SDRAM
W9464G6IH WINBOND-W9464G6IH Datasheet
840Kb / 54P
W9464G6IB WINBOND-W9464G6IB Datasheet
2Mb / 51P
W9812G2GB WINBOND-W9812G2GB Datasheet
1Mb / 42P
   1M 횞 4 BANKS 횞 32BITS SDRAM
W9812G2IB WINBOND-W9812G2IB Datasheet
661Kb / 43P
   1M 횞 4 BANKS 횞 32BITS SDRAM
W9812G2IH WINBOND-W9812G2IH Datasheet
703Kb / 43P
   1M 횞 4 BANKS 횞 32BIT SDRAM
W9812G6JH WINBOND-W9812G6JH Datasheet
662Kb / 42P
   2M 횞 4 BANKS 횞 16 BITS SDRAM
W9825G6DH WINBOND-W9825G6DH Datasheet
1Mb / 44P
   4M 횞 4 BANKS 횞 16 BITS SDRAM
W9812G6IH WINBOND-W9812G6IH_10 Datasheet
665Kb / 42P
   2M 횞 4 BANKS 횞 16 BITS SDRAM
More results

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com