 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MC74LVQ374 Datasheet(PDF) 1 Page - Motorola, Inc |
|
||||||||||||||||||||||||||||||
MC74LVQ374 Datasheet(HTML) 1 Page - Motorola, Inc |
|
|
1 / 8 page 
MOTOROLA SEMICONDUCTOR TECHNICAL DATA 1 REV 0 © Motorola, Inc. 1995 12/95 Low-Voltage Quiet CMOS Octal D-Type Flip-Flop (3-State, Non-Inverting) The MC74LVQ374 is a high performance, non–inverting octal D–type flip–flop operating from a 2.7 to 3.6V supply. The MC74LVQ374 is suitable for TTL level bus oriented applications where a memory element is required. Current drive capability is 12mA at the outputs. The MC74LVQ374 consists of 8 edge–triggered flip–flops with individual D–type inputs and 3–state true outputs. The buffered clock and buffered Output Enable (OE) are common to all flip–flops. The eight flip–flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW–to–HIGH Clock (CP) transition. With the OE LOW, the contents of the eight flip–flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. The OE input level does not affect the operation of the flip–flops. • Designed for 2.7 to 3.6V VCC Operation – Ideal for Low Power/Low Noise Applications • Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance • Guaranteed Skew Specifications • Guaranteed Incident Wave Switching into 75Ω • Low Static Supply Current (10µA) Substantially Reduces System Power Requirements • Latchup Performance Exceeds 500mA • ESD Performance: Human Body Model >2000V Pinout: 20–Lead (Top View) 19 20 18 17 16 15 14 2 1 3 4 5 6 7 VCC 13 8 12 9 11 10 O7 D7 D6 O6 O5 D5 D4 O4 CP OE O0 D0 D1 O1 O2 D2 D3 O3 GND MC74LVQ374 LOW–VOLTAGE CMOS OCTAL D–TYPE FLIP–FLOP LVQ DW SUFFIX PLASTIC SOIC CASE 751D–04 DT SUFFIX PLASTIC TSSOP CASE 948E–02 20 1 20 1 M SUFFIX PLASTIC SOIC EIAJ CASE 967–01 20 1 SD SUFFIX PLASTIC SSOP CASE 940C–03 20 1 PIN NAMES Function Output Enable Input Clock Pulse Input Data Inputs 3–State Outputs Pins OE CP D0–D7 O0–O7 |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
