Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TSV6290A Datasheet(PDF) 12 Page - STMicroelectronics

Part No. TSV6290A
Description  Micropower with high merit factor CMOS operational amplifiers
Download  23 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

TSV6290A Datasheet(HTML) 12 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
 12 / 23 page
background image
Application information
TSV6290, TSV6290A, TSV6291, TSV6291A
12/23
Doc ID 17117 Rev 1
3
Application information
3.1
Operating voltages
The TSV6290 and TSV6291 can operate from 1.5 to 5.5 V. Their parameters are fully
specified for 1.8, 3.3 and 5 V power supplies. However, the parameters are very stable in the
full VCC range and several characterization curves show the TSV629x characteristics at
1.5 V. Additionally, the main specifications are guaranteed in extended temperature ranges
from -40° C to +125° C.
3.2
Rail-to-rail input
The TSV6290 and TSV6291 are built with two complementary PMOS and NMOS input
differential pairs. The devices have a rail-to-rail input, and the input common-mode range is
extended from VCC- -0.1 V to VCC+ +0.1 V. The transition between the two pairs appears at
VCC+ -0.7 V. In the transition region, the performance of CMR, SVR, Vio and THD is slightly
degraded (as shown in Figure 17 and Figure 18 for Vio vs. Vicm).
The devices are guaranteed without phase reversal.
3.3
Rail-to-rail output
The operational amplifiers’ output levels can go close to the rails: 35 mV maximum above
and below the rail when connected to a 10 k
Ω resistive load to VCC/2.
3.4
Shutdown function (TSV6290)
The operational amplifier is enabled when the SHDN pin is pulled high. To disable the
amplifier, the SHDN must be pulled down to VCC-. When in shutdown mode, the amplifier’s
output is in a high impedance state. The SHDN pin must never be left floating, but tied to
VCC+ or VCC-.
Figure 17.
Input offset voltage vs. input
common mode at VCC = 1.5 V
Figure 18.
Input offset voltage vs. input
common mode at VCC = 5 V


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn