Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH540215 Datasheet(PDF) 21 Page - Sharp Corporation

Part # LH540215
Description  512 x 18 / 1024 x 18 Synchronous FIFO
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540215 Datasheet(HTML) 21 Page - Sharp Corporation

Back Button LH540215 Datasheet HTML 17Page - Sharp Corporation LH540215 Datasheet HTML 18Page - Sharp Corporation LH540215 Datasheet HTML 19Page - Sharp Corporation LH540215 Datasheet HTML 20Page - Sharp Corporation LH540215 Datasheet HTML 21Page - Sharp Corporation LH540215 Datasheet HTML 22Page - Sharp Corporation LH540215 Datasheet HTML 23Page - Sharp Corporation LH540215 Datasheet HTML 24Page - Sharp Corporation LH540215 Datasheet HTML 25Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 48 page
background image
in the FIFO’s physical memory, which is 512 for the
LH540215 or 1024 for the LH540225 respectively.
The default value of q after the completion of a reset
operation is one-eighth of the total number of words in the
FIFO-memory array, minus one; 63 for the LH540215 or
127 for the LH540225 respectively. However, q may be
set to any value which does not exceed this total nominal
number of words for the device, as explained in the
description of Load (LD).
If the FIFO has been reset by asserting RS (LOW), and
no write operations have been performed since the com-
pletion of the reset operation, then PAE is LOW. (See
Table 4.)
If q is still at its default value, PAE is LOW whenever
the FIFO is from one-eighth full to completely empty.
In the IDT-Compatible Operating Mode, PAE changes
from HIGH to LOW only after a LOW-to-HIGH transition
of the Read Clock RCLK, and from LOW to HIGH only
after a LOW-to-HIGH transition of the Write Clock WCLK.
Thus, in this operating mode, PAE behaves as an ‘asyn-
chronous flag.’
In the Enhanced Operating Mode, on the other
hand, PAE gets updated only after a LOW-to-HIGH
transition of the Read Clock RCLK, and thus behaves
as a ‘synchronous flag,’ whenever Control Register
bit 01 is HIGH. (See Table 5.)
EMPTY FLAG (EF)
EF goes LOW whenever the FIFO is completely empty.
That is, whenever the FIFO’s internal read pointer has
completely caught up with its internal write pointer; so
that, if another word were to be read out, it would have to
come from the physical memory location which is now in
position to be written into by the next requested write
operation. Read operations are inhibited whenever EF is
LOW, regardless of the assertion or deassertion of Read
Enable (REN).
If the FIFO has been reset by asserting RS (LOW), and
no write operations have been performed since the
completion of the reset operation, then EF is LOW. (See
Table 4.)
EF gets updated after a LOW-to-HIGH transition of the
Read Clock RCLK.
READ EXPANSION OUT/
EMPTY FLAG 2 (RXO/EF2)
RXO/
EF2 is a dual-purpose signal. In ‘standalone’
operation, it has no function. In IDT-compatible ‘cas-
caded’ operation, it behaves as a Read Expansion Output
(RXO) signal to coordinate writing operations with the
next FIFO in the cascade. Under these same conditions,
also, the dual-purpose RXI/
REN2 and WXI/WEN2 inputs
behave as Read Expansion Input (RXI) and Write Expan-
sion Input (WXI) signals respectively.
When two or more LH540215 or LH540225 FIFOs are
operating in IDT-compatible ‘cascaded’ mode as a deeper
‘effective FIFO,’ the dual-purpose RXI/
REN2 and
WXI/
WEN2 inputs behave as Read Expansion Input
(RXI) and Write Expansion Input (WXI) signals respec-
tively. An IDT-style cascade of these FIFO devices has a
‘daisy-chain’ ring configuration; the Read Expansion Input
(RXI) of each FIFO is connected to RXO (RXO/
EF2,
behaving as RXO) of the previous FIFO in the ring, with
RXI of the ‘first-load’ or ‘master’ FIFO being connected to
RXO of the last FIFO so as to complete the ring. Similar
connections are made for each FIFO in the ring, parallel
to these RXO-to-RXI connections, for Write Expansion
Input (WXI) and Write Expansion Output (WXO).
When the last physical location has been read in a
FIFO operating in IDT-style cascaded mode, a LOW-go-
ing pulse is emitted by that FIFO on its RXO output;
otherwise, RXO remains constantly HIGH. This LOW-go-
ing RXO pulse serves as a ‘read token’ in the token-pass-
ing FIFO-cascading scheme; it is passed on to the next
FIFO in the ring via its RXI input. When this next FIFO
receives the read token, it is activated for reading at the
next valid RCLK.
After a FIFO emits an RXO pulse, the FIFO is deacti-
vated for reading at the next valid RCLK. Also, its data
outputs go into high-Z state, regardless of the assertion
or deassertion of its Output Enable (OE) control input,
until it again receives the token. Simultaneously, the next
FIFO in the ring is activated for reading.
The foregoing description applies both to the ‘first-load’
or ‘master’ FIFO in the ring, and to any and all ‘slave’
FIFOs in the ring. However, RXO has no necessary
function for a FIFO which is operating in ‘standalone’
mode. Consequently, in that mode, RXO is never as-
serted, and remains constantly HIGH. A FIFO is initialized
into ‘standalone’ mode, into ‘cascaded master’ mode, or
into ‘cascaded slave’ mode according to the state of its
WXI/
WEN2, RXI/REN2, and FL/RT control inputs during
a reset operation.
It also may be forced into inter-
locked-paralleled mode by EMODE. (See Table 1,
Table 2, and Table 5.)
In the Enhanced Operating Mode, RXO/EF2 be-
haves as a second Empty Flag EF2. EF2 is an exact
duplicate of the main Empty Flag EF, except that it is
delayed with respect to EF by one full cycle of the
Read Clock RCLK.
DESCRIPTION OF SIGNALS AND
OPERATING SEQUENCES (cont’d)
BOLD ITALIC = Enhanced Operating Mode
512 x 18/1024 x 18 Synchronous FIFO
LH540215/25
21


Similar Part No. - LH540215

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P
   CMOS 1024 x 9 Asynchronous FIFO
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
More results

Similar Description - LH540215

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Sharp Corporation
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
   1024 x 36 Synchronous FIFO
logo
Integrated Device Techn...
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Cypress Semiconductor
CY7C4205 CYPRESS-CY7C4205_11 Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com