Electronic Components Datasheet Search
  English  ▼


LH540215 Datasheet(PDF) 16 Page - Sharp Corporation

Part # LH540215
Description  512 x 18 / 1024 x 18 Synchronous FIFO
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540215 Datasheet(HTML) 16 Page - Sharp Corporation

Back Button LH540215 Datasheet HTML 12Page - Sharp Corporation LH540215 Datasheet HTML 13Page - Sharp Corporation LH540215 Datasheet HTML 14Page - Sharp Corporation LH540215 Datasheet HTML 15Page - Sharp Corporation LH540215 Datasheet HTML 16Page - Sharp Corporation LH540215 Datasheet HTML 17Page - Sharp Corporation LH540215 Datasheet HTML 18Page - Sharp Corporation LH540215 Datasheet HTML 19Page - Sharp Corporation LH540215 Datasheet HTML 20Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
A rising edge (LOW-to-HIGH transition) of RCLK initi-
ates a FIFO read cycle if LD is HIGH, or a programma-
ble-register read cycle if LD is LOW. All output-side
synchronous control inputs must meet setup and hold
times with respect to the rising edge of RCLK. The 18 data
outputs, and the output-side status flags, are meaningful
after specified time intervals, following a rising edge of
Conceptually, the RCLK input receives a free-running,
periodic ‘clock’ waveform, which is used to control other
signals which are edge-sensitive. However, there actually
is not any absolute requirement that the RCLK waveform
must be periodic. An ‘asynchronous’ mode of operation is
in fact possible, if REN is continuously asserted (that is,
is continuously held LOW), and RCLK receives aperiodic
‘clock’ pulses of suitable duration. There likewise is no
requirement that RCLK must have any particular synchro-
nization relation to the write clock WCLK. These two clock
inputs may in fact receive the same ‘clock’ signal; or they
may receive totally-different signals, which are not syn-
chronized to each other in any way.
Whenever REN is being asserted (is LOW), and the
FIFO is not empty, an 18-bit data word is loaded into the
output register from the memory array at every RCLK
rising edge (LOW-to-HIGH transition). Data words are
read from the two-port memory array sequentially, regard-
less of any ongoing write operation. Whenever REN is not
being asserted (is HIGH), the output register retains
whatever data word it contained previously, and no new
data word gets loaded into it from the memory array.
To prevent underrunning the internal FIFO boundaries,
further read operations are inhibited whenever the Empty
Flag (EF) is being asserted (is LOW). If a valid write
operation then occurs, upon the completion of that write
cycle EF again goes HIGH after a time tREF, and another
read operation is allowed to begin whenever RCLK
makes another LOW-to-HIGH transition. Effectively, REN
is overridden by EF; thus, during normal FIFO operation,
REN has no effect when the FIFO is empty.
In the Enhanced Operating Mode, one (or, some-
times two) additional read-enable inputs may be
ANDed with REN to control reading, depending on
the state of Control-Register Bit 05. The additional
read-enable input(s) are REN2 (and OE).
Whenever EMODE is being asserted (is LOW),
RXI/REN2 functions as REN2, an additional duplicate
(albeit assertive-HIGH) Read-Enable input, in order to
provide an ‘interlocking’ mechanism for reliable
synchronization of two paralleled FIFOs.
Also, if Control Register bit 05 has been set, OE
takes on the extra role of serving as yet another
duplicate read-enable input, in addition to its usual
function of controlling the FIFO’s data outputs, in
order to inhibit further read operations whenever the
FIFO’s data outputs are disabled, and thereby to
prevent data loss under some circumstances.
OE is an assertive-LOW, asynchronous, output
enable. In the IDT-Compatible Operating Mode, OE has
only the effect of enabling or disabling the data outputs
Q0 – Q17. That is, disabling Q0 – Q17 does not inhibit a
read operation, for data being transmitted to the output
register; the same data will remain available later, when
the outputs are again enabled, unless subsequently over-
written. When Q0 – Q17 are enabled, each of these 18
data outputs is in a normal HIGH or LOW state, according
to the bit pattern of the data word in the output register.
When Q0 – Q17 are disabled, each of these outputs is in
the high-Z (high-impedance) state.
In the Enhanced Operating Mode, if Control Regis-
ter bit 05 has been set, OE behaves as an additional
read-enable control input, as well as enabling and
disabling the data outputs Q0 – Q17. Under these
circumstances, incrementing the read-address
pointer is inhibited whenever Q0 – Q17 are in the
high-Z state. Thus, ‘reading’ successive words which
fail ever to reach the outputs is prevented, as a
safeguard against data loss.
The Sharp LH540215/25 FIFOs contain
three 18-bit
programmable registers. The contents of these three
registers may be loaded with data from the data inputs
D0 – D17, or read out onto the data outputs Q0 – Q17. The
first two registers are the Programmable-Flag-Offset-
Value Registers, for the Programmable Almost-Empty
Flag (PAE) and the Programmable Almost-Full Flag (PAF)
The third register is the Control Register,
which includes several configuration-control bits
for selectively enabling and disabling Sharp’s
Enhanced-Operating-Mode features.
None of these three registers makes use of all of its
available 18 bits. Figure 5 shows which bit positions of
each register are operational. The two Programmable-
Flag-Offset-Value Registers each contain an offset value
in bits 0-8 (LH540215) or bits 0 – 9 (LH540225); bits 9 –
17 (LH540215) or bits 10 – 17 (LH540225) are unused.
The default values for both offsets are one-eighth of the
total number of words in the FIFO memory array, minus
one: 63 for a 512
× 18 FIFO, and 127 for a 1024 × 18
BOLD ITALIC = Enhanced Operating Mode
512 x 18/1024 x 18 Synchronous FIFO

Similar Part No. - LH540215

ManufacturerPart #DatasheetDescription
Sharp Corporation
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P
   CMOS 1024 x 9 Asynchronous FIFO
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P
More results

Similar Description - LH540215

ManufacturerPart #DatasheetDescription
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
Sharp Corporation
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
   1024 x 36 Synchronous FIFO
Integrated Device Techn...
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
Cypress Semiconductor
CY7C4205 CYPRESS-CY7C4205_11 Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
More results

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com