Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH540203 Datasheet(PDF) 3 Page - Sharp Corporation

Part # LH540203
Description  CMOS 2048 x 9 Asynchronous FIFO
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540203 Datasheet(HTML) 3 Page - Sharp Corporation

  LH540203 Datasheet HTML 1Page - Sharp Corporation LH540203 Datasheet HTML 2Page - Sharp Corporation LH540203 Datasheet HTML 3Page - Sharp Corporation LH540203 Datasheet HTML 4Page - Sharp Corporation LH540203 Datasheet HTML 5Page - Sharp Corporation LH540203 Datasheet HTML 6Page - Sharp Corporation LH540203 Datasheet HTML 7Page - Sharp Corporation LH540203 Datasheet HTML 8Page - Sharp Corporation LH540203 Datasheet HTML 9Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
OPERATIONAL DESCRIPTION
Reset
The LH540203 is reset whenever the Reset input (RS)
is taken LOW. A reset operation initializes both the read-
address pointer and the write-address pointer to point to
location zero, the first physical memory location. During
a reset operation, the state of the XI and FL/RT inputs
determines whether the device is in standalone mode or
in depth-cascaded mode. (See Tables 1 and 2.) The reset
operation forces the Empty Flag EF to be asserted
(EF = LOW), and the Half-Full Flag HF and the Full Flag
FF to be deasserted (HF = FF = HIGH); the Data Out pins
(D0 – D8) are forced into a high-impedance state.
A reset operation is required whenever the LH540203
first is powered up. The Read (R) and Write (W) inputs
may be in any state when the reset operation is initiated;
but they must be HIGH, before the reset operation is
terminated by a rising edge of RS, by a time tRRSS (for
Read) or tWRSS (for Write) respectively. (See Figure 10.)
Write
A write cycle is initiated by a falling edge of the Write
(W) control input. Data setup times and hold times must
be observed for the data inputs (D0 – D8). Write opera-
tions may occur independently of any ongoing read op-
erations. However, a write operation is possible only if the
FIFO is not full, (i.e., if the Full Flag FF is HIGH).
At the falling edge of W for the first write operation after
the memory is half filled, the Half-Full Flag is asserted
(HF = LOW). It remains asserted until the difference
between the write pointer and the read pointer indicates
that the data words remaining in the LH540203 are filling
the FIFO memory to less than or equal to one-half of its
total capacity. The Half-Full Flag is deasserted
(HF = HIGH) by the appropriate rising edge of R. (See
Table 3.)
The Full Flag is asserted (FF = LOW) at the falling edge
of W for the write operation which fills the last available
location in the FIFO memory array. FF = LOW inhibits
further write operations until FF is cleared by a valid read
operation. The Full Flag is deasserted (FF = HIGH) after
the next rising edge of R releases another memory loca-
tion. (See Table 3.)
Read
A read cycle is initiated by a falling edge of the Read
(R) control input. Read data becomes valid at the data
outputs (Q0 – Q8) after a time tA from the falling edge of
R. After R goes HIGH, the data outputs return to a
high-impedance state. Read operations may occur inde-
pendently of any ongoing write operations. However, a
read operation is possible only if the FIFO is not empty
(i.e., if the Empty Flag EF is HIGH).
The LH540203’s internal read-address and write-
address pointers operate in such a way that consecutive
read operations always access data words in the same
order that they were written. The Empty Flag is asserted
(EF = LOW) after that falling edge of R which accesses
the last available data word in the FIFO memory. EF is
deasserted (EF = HIGH) after the next rising edge of W
loads another valid data word. (See Table 3.)
Data Flow-Through
Read-data flow-through mode occurs when the Read
(R) control input is brought LOW while the FIFO is empty,
and is held LOW in anticipation of a write cycle. At the end
of the next write cycle, the Empty Flag EF momentarily is
deasserted, and the data word just written becomes
available at the data outputs (Q0 – Q8) after a maxi-
mum time of tWEF + tA.Additional write operations may occur
while the R input remains LOW; but only data from the
first write operation flows through to the data outputs.
Additional data words, if any, may be accessed only by
toggling R.
Write-data flow-through mode occurs when the Write
(W) input is brought LOW while the FIFO is full, and is
held LOW in anticipation of a read cycle. At the end of the
read cycle, the Full Flag momentarily is deasserted, but
then immediately is reasserted in response to W being
held LOW. A data word is written into the FIFO on the
rising edge of W, which may occur no sooner than
tRFF + tWPW after the read operation.
PIN DESCRIPTIONS
PIN
PIN TYPE
1
DESCRIPTION
D0 – D8
I
Input Data Bus
Q0 – Q8
O/Z
Output Data Bus
W
I
Write Request
R
I
Read Request
EF
O
Empty Flag
FF
O
Full Flag
PIN
PIN TYPE
1
DESCRIPTION
XO/HF
O
Expansion Out/Half-Full Flag
XI
I
Expansion In
FL/RT
I
First Load/Retransmit
RS
I
Reset
VCC
V
Positive Power Supply
VSS
V
Ground
NOTE:
1.
I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level
CMOS 2048
× 9 Asynchronous FIFO
LH540203
3


Similar Part No. - LH540203

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-25 SHARP-LH540203D-25 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-35 SHARP-LH540203D-35 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
More results

Similar Description - LH540203

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P
   CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
logo
Sharp Corporation
LH540205 SHARP-LH540205 Datasheet
136Kb / 17P
   CMOS 8192 x 9 Asynchronous FIFO
logo
Integrated Device Techn...
IDT7207 IDT-IDT7207 Datasheet
148Kb / 12P
   CMOS ASYNCHRONOUS FIFO 32,768 x 9
IDT7208 IDT-IDT7208 Datasheet
147Kb / 12P
   CMOS ASYNCHRONOUS FIFO 65,536 x 9
logo
Sharp Corporation
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P
   CMOS 1024 x 9 Asynchronous FIFO
LH540204 SHARP-LH540204 Datasheet
156Kb / 18P
   CMOS 4096 x 9 Asynchronous FIFO
logo
Integrated Device Techn...
IDT72103 IDT-IDT72103 Datasheet
314Kb / 31P
   CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9
IDT72131 IDT-IDT72131 Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
IDT72132 IDT-IDT72132 Datasheet
137Kb / 13P
   CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9 4096 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com