Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MSP430F413IRTDR Datasheet(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
Part No. MSP430F413IRTDR
Description  MIXED SIGNAL MICROCONTROLLER
Download  64 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

MSP430F413IRTDR Datasheet(HTML) 23 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 23 / 64 page
background image
MSP430x41x
MIXED SIGNAL MICROCONTROLLER
SLAS340J − MAY 2001 − REVISED DECEMBER 2008
23
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
Schmitt-trigger inputs − ports P1, P2, P3, P4, P5, and P6
PARAMETER
VCC
MIN
MAX
UNIT
V
Positive going input threshold voltage
2.2 V
1.1
1.5
V
VIT+
Positive-going input threshold voltage
3 V
1.5
1.9
V
V
Negative going input threshold voltage
2.2 V
0.4
0.9
V
VIT−
Negative-going input threshold voltage
3 V
0.9
1.3
V
V
Input voltage hysteresis (V
V
)
2.2 V
0.3
1.1
V
Vhys
Input voltage hysteresis (VIT+ − VIT−)
3 V
0.45
1
V
standard inputs − RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI)
PARAMETER
VCC
MIN
MAX
UNIT
VIL
Low-level input voltage
2 2 V/3 V
VSS
VSS+0.6
V
VIH
High-level input voltage
2.2 V/3 V
0.8
×VCC
VCC
V
inputs Px.x, TAx/TAx.x
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX
UNIT
Port P1, P2: P1.x to P2.x, External
2.2 V/3 V
1.5
cycle
t(int)
External interrupt timing
Port P1, P2: P1.x to P2.x, External
trigger signal for the interrupt flag
(N
)
2.2 V
62
ns
(int)
pg
gg
g
p
g
(see Note 1)
3 V
50
ns
t()
Timer A capture timing
TAx/TAx y
2.2 V
62
ns
t(cap)
Timer_A, capture timing
TAx/TAx.y
3 V
50
ns
f
Timer_A clock frequency externally applied
TACLK/TAxCLK INCLK t
=t
2.2 V
8
MHz
f(TAext)
Timer_A clock frequency externally applied
to pin
TACLK/TAxCLK, INCLK t(H) = t(L)
3 V
10
MHz
f
Timer A clock frequency
SMCLK or ACLK signal selected
2.2 V
8
MHz
f(TAint)
Timer_A clock frequency
SMCLK or ACLK signal selected
3 V
10
MHz
NOTES:
1. The external signal sets the interrupt flag every time the minimum t(int) cycle and time parameters are met. It may be set even with
trigger signals shorter than t(int). Both the cycle and timing specifications must be met to ensure the flag is set. t(int) is measured in
MCLK cycles.
leakage current (see Note 1)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX
UNIT
Ilkg(P1.x)
Port P1
V(P1.x) (see Note 2)
±50
Ilkg(P2.x)
Port P2
V(P2.x) (see Note 2)
±50
Ilkg(P3.x)
Leakage current
Port P3
V(P3.x) (see Note 2)
2 2 V/3 V
±50
nA
Ilkg(P4.x)
Leakage current
Port P4
V(P4.x) (see Note 2)
2.2 V/3 V
±50
nA
Ilkg(P5.x)
Port P5
V(P5.x) (see Note 2)
±50
Ilkg(P6.x)
Port P6
V(P6.x) (see Note 2)
±50
NOTES:
1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
2. The port pin must be selected as an input.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn